

EN: This Datasheet is presented by the manufacturer.

Please visit our website for pricing and availability at www.hestore.hu.













**ULN2803A** 

SLRS049H-FEBRUARY 1997-REVISED FEBRUARY 2017

# **ULN2803A Darlington Transistor Arrays**

#### **Features**

- 500-mA-Rated Collector Current (Single Output)
- High-Voltage Outputs: 50 V
- **Output Clamp Diodes**
- Inputs Compatible With Various Types of Logic

## **Applications**

- Relay Drivers
- **Hammer Drivers**
- Lamp Drivers
- Display Drivers (LED and Gas Discharge)
- Line Drivers
- Logic Buffers
- Stepper Motors
- IP Camera
- **HVAC Valve and LED Dot Matrix**

## 3 Description

The ULN2803A device is a 50 V, 500 mA Darlington transistor array. The device consists of eight NPN Darlington pairs that feature high-voltage outputs with common-cathode clamp diodes for switching inductive loads. The collector-current rating of each Darlington pair is 500 mA. The Darlington pairs may be connected in parallel for higher current capability.


Applications include relay drivers, hammer drivers, lamp drivers, display drivers (LED and gas discharge), line drivers, and logic buffers. The ULN2803A device has a 2.7-kΩ series base resistor for each Darlington pair for operation directly with TTL or 5-V CMOS devices.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
ULN2803ADW	SOIC (18)	11.55 mm × 7.50 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Logic Diagram





## **Table of Contents**

1	Features 1	8.3 Feature Description	9
2	Applications 1	8.4 Device Functional Modes	9
3	Description 1	9 Application and Implementation	. 10
4	Revision History2	9.1 Application Information	10
5	Pin Configuration and Functions3	9.2 Typical Application	10
6	Specifications4	10 Power Supply Recommendations	12
•	6.1 Absolute Maximum Ratings 4	11 Layout	. 12
	6.2 ESD Ratings	11.1 Layout Guidelines	12
	6.3 Recommended Operating Conditions	11.2 Layout Example	12
	6.4 Thermal Information	12 Device and Documentation Support	13
	6.5 Electrical Characteristics	12.1 Receiving Notification of Documentation Update	s 13
	6.6 Switching Characteristics	12.2 Community Resources	13
	6.7 Typical Characteristics 5	12.3 Trademarks	13
7	Parameter Measurement Information 6	12.4 Electrostatic Discharge Caution	13
8	Detailed Description9	12.5 Glossary	13
•	8.1 Overview	13 Mechanical, Packaging, and Orderable	
	8.2 Functional Block Diagram9	Information	. 13

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision G (January 2015) to Revision H	Page
•	Deleted obsolete orderable ULN2803AN and removed all references to N package	1
•	Added Storage temperature, T <sub>stg</sub> in <i>Absolute Maximum Ratings</i>	4
•	Deleted V <sub>I</sub> from Recommended Operating Conditions	4
•	Added Ambient temperature, T <sub>A</sub> in <i>Recommended Operating Conditions</i>	4
•	Changed coil supply voltage specifications in Design Parameters	11
•	Added Receiving Notification of Documentation Updates section and Community Resources section	13
C	hanges from Revision F (January 2014) to Revision G	Page
_	Added Applications Davise Information table. Din Europtions table. ECD Datings table. Thermal Information to	hla

Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table,
Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation
section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and
Mechanical, Packaging, and Orderable Information section.


 Changes from Revision E (July 2006) to Revision F
 Page

 • Updated document to new TI data sheet format - no specification changes.
 1

 • Deleted Ordering Information table.
 1



# 5 Pin Configuration and Functions



## **Pin Functions**

PIN		TVDE	DECORIDATION				
NAME	NO.	TYPE	DESCRIPTION				
1B	1						
2B	2						
3B	3						
4B	4		Channel 1 through 9 Daylington has input				
5B	5	1	Channel 1 through 8 Darlington base input				
6B	6						
7B	7						
8B	8						
1C	18						
2C	17						
3C	16						
4C	15		Channel 1 thus rate 0 Dadinaton callegator autorit				
5C	14	0	Channel 1 through 8 Darlington collector output				
6C	13						
7C	12						
8C	11						
GND	9	_	Common emitter shared by all channels (typically tied to ground)				
COM	10	I/O	Common cathode node for flyback diodes (required for inductive loads)				



## 6 Specifications

#### 6.1 Absolute Maximum Ratings

at 25°C free-air temperature (unless otherwise noted) (1)

		MIN	MAX	UNIT
V <sub>CE</sub>	Collector-emitter voltage		50	V
VI	Input voltage <sup>(2)</sup>		30	V
	Peak collector current		500	mA
I(clamp)	Output clamp current		500	mA
	Total substrate-terminal current		-2.5	Α
TJ	Junction temperature	-65	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, unless otherwise noted, are with respect to the emitter/substrate terminal GND.

#### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>		V	
	Charged device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V	

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	o i v	,			
			MIN	MAX	UNIT
$V_{CE}$	Collector-emitter voltage		0	50	V
T <sub>A</sub>	Ambient temperature		-40	85	°C

#### 6.4 Thermal Information

		ULN2803A		
	THERMAL METRIC <sup>(1)</sup>	DW (SOIC)	UNIT	
		18 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	66.4	°C/W	
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	29.5	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	33.0	°C/W	
ΨЈТ	Junction-to-top characterization parameter	6.0	°C/W	
ΨЈВ	Junction-to-board characterization parameter	32.5	°C/W	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 6.5 Electrical Characteristics

at  $T_A = 25$ °C free-air temperature (unless otherwise noted)


	DADAMETED	TEST OF	UL	LINUT			
	PARAMETER	IESI C	ONDITIONS	MIN	TYP	MAX	UNIT
I <sub>CEX</sub>	Collector cutoff current	V <sub>CE</sub> = 50 V, see Figure 3	$I_I = 0$			50	μА
I <sub>I(off)</sub>	Off-state input current	V <sub>CE</sub> = 50 V, T <sub>A</sub> = 70°C	$I_C = 500 \mu A$ , see Figure 4	50	65		μА
I <sub>I(on)</sub>	Input current	$V_1 = 3.85 V$ ,	See Figure 5		0.93	1.35	mA
			$I_C = 200 \text{ mA}$			2.4	
$V_{I(on)}$	On-state input voltage	V <sub>CE</sub> = 2 V, see Figure 6	I <sub>C</sub> = 250 mA			2.7	V
			I <sub>C</sub> = 300 mA			3	
		$I_I = 250 \mu A$ , see Figure 7	I <sub>C</sub> = 100 mA		0.9	1.1	
V <sub>CE(sat)</sub>	Collector-emitter saturation voltage	$I_I = 350 \mu A$ , see Figure 7	I <sub>C</sub> = 200 mA		1	1.3	V
		$I_I = 500 \mu A$ , see Figure 7	I <sub>C</sub> = 350 mA		1.3	1.6	
$I_R$	Clamp diode reverse current	$V_{R} = 50 V,$	see Figure 8			50	μΑ
$V_{F}$	Clamp diode forward voltage	$I_F = 350 \text{ mA}$	see Figure 9		1.7	2	V
C <sub>i</sub>	Input capacitance	$V_I = 0$ ,	f = 1 MHz		15	25	pF


## 6.6 Switching Characteristics

 $T_{\Delta} = 25^{\circ}C$ 

· A —						
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low- to high-level output	$V_S = 50 \text{ V}, C_L = 15 \text{ pF}, R_L = 163 \Omega,$		130		20
$t_{PHL}$	Propagation delay time, high- to low-level output	See Figure 10		20		ns
$V_{OH}$	High-level output voltage after switching	$V_S = 50 \text{ V}, I_O = 300 \text{ mA}, \text{ see Figure 11}$	V <sub>S</sub> - 20			mV

## 6.7 Typical Characteristics





Submit Documentation Feedback



## 7 Parameter Measurement Information




Figure 3. I<sub>CEX</sub> Test Circuit




Figure 5. I<sub>I(on)</sub> Test Circuit




Figure 7.  $h_{FE}$ ,  $V_{CE(sat)}$  Test Circuit




Figure 4. I<sub>I(off)</sub> Test Circuit




Figure 6.  $V_{I(on)}$  Test Circuit






Figure 8. I<sub>R</sub> Test Circuit






## **Parameter Measurement Information (continued)**



**Test Circuit** 




## **Voltage Waveforms**

- A. The pulse generator has the following characteristics: PRR = 12.5 kHz,  $Z_O$  = 50  $\Omega$ .
- B.  $C_L$  includes probe and jig capacitance.
- C. V<sub>IH</sub> = 3 V


Figure 10. Propagation Delay Times



## **Parameter Measurement Information (continued)**



#### **Test Circuit**



- A. The pulse generator has the following characteristics: PRR = 12.5 kHz,  $Z_{O}$  = 50  $\Omega$ .
- B.  $C_L$  includes probe and jig capacitance.
- $C. \quad V_{IH} = 3 \ V$

Figure 11. Latch-Up Test

Submit Documentation Feedback




## 8 Detailed Description

#### 8.1 Overview

This standard device has proven ubiquity and versatility across a wide range of applications. This is due to its integration of 8 Darlington transistors that are capable of sinking up to 500 mA and wide GPIO range capability.

The ULN2803A is comprised of eight high voltage, high current NPN Darlington transistor pairs. All units feature a common emitter and open collector outputs. To maximize their effectiveness, these units contain suppression diodes for inductive loads. The ULN2803A has a series base resistor to each Darlington pair, thus allowing operation directly with TTL or CMOS operating at supply voltages of 5 V or 3.3 V. The ULN2803A offers solutions to a great many interface needs, including solenoids, relays, lamps, small motors, and LEDs. Applications requiring sink currents beyond the capability of a single output may be accommodated by paralleling the outputs.

#### 8.2 Functional Block Diagram



## 8.3 Feature Description

Each channel of ULN2803A consists of Darlington connected NPN transistors. This connection creates the effect of a single transistor with a very-high current gain. The very high  $\beta$  allows for high output current drive with a very-low input current, essentially equating to operation with low GPIO voltages.

The GPIO voltage is converted to base current through the 2.7-k $\Omega$  resistor connected between the input and base of the predriver Darlington NPN.

The diodes connected between the output and COM pin are used to suppress the kick-back voltage from an inductive load that is excited when the NPN drivers are turned off (stop sinking) and the stored energy in the coils causes a reverse current to flow into the coil supply through the kick-back diode.

In normal operation, the diodes on base and collector pins to emitter will be reverse biased. If these diode are forward biased, internal parasitic NPN transistors will draw (a nearly equal) current from other (nearby) device pins.

#### 8.4 Device Functional Modes

#### 8.4.1 Inductive Load Drive

When the COM pin is tied to the coil supply voltage, ULN2803A is able to drive inductive loads and suppress the kick-back voltage through the internal free wheeling diodes.

#### 8.4.2 Resistive Load Drive

When driving resistive loads, COM can be left unconnected or connected to the load voltage supply. If multiple supplies are used, connect to the highest voltage supply.



## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

ULN2803A will typically be used to drive a high voltage and/or current peripheral from an MCU or logic device that cannot tolerate these conditions. The following design is a common application of ULN2803A, driving inductive loads. This includes motors, solenoids, and relays. Each load type can be modeled by what is seen in Figure 12.

## 9.2 Typical Application




Figure 12. ULN2803A as Inductive Load Driver

Copyright © 1997–2017, Texas Instruments Incorporated Product Folder Links: *ULN2803A* 



#### Typical Application (continued)

#### 9.2.1 Design Requirements

For this design example, use the parameters listed in Table 1 as the input parameters.

**Table 1. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE
GPIO voltage	3.3 or 5 V
Coil supply voltage	12 to 50 V
Number of channels	8
Output current (R <sub>COIL</sub> )	20 to 300 mA per channel
Duty cycle	100%

#### 9.2.2 Detailed Design Procedure

When using ULN2803A in a coil driving application, determine the following:

- · Input voltage range
- Temperature range
- · Output and drive current
- · Power dissipation

#### 9.2.2.1 Drive Current

The coil current is determined by the coil voltage (VSUP), coil resistance, and output low voltage ( $V_{OL}$  or  $V_{CE(SAT)}$ ).

$$I_{COIL} = (V_{SUP} - V_{CE(SAT)}) / R_{COIL}$$
(1)

## 9.2.2.2 Output Low Voltage

The output low voltage  $(V_{OL})$  is the same thing as  $V_{CE(SAT)}$  and can be determined by Figure 1, Figure 2, or *Electrical Characteristics*.

## 9.2.2.3 Power Dissipation and Temperature

The number of coils driven is dependent on the coil current and on-chip power dissipation. To determine the number of coils possible, use Equation 2 to calculate ULN2803A on-chip power dissipation  $P_D$ .

$$P_{D} = \sum_{i=1}^{N} V_{OLi} \times I_{Li}$$

where

- N is the number of channels active together.
- $V_{OLi}$  is the OUT<sub>i</sub> pin voltage for the load current  $I_{Li}$ . This is the same as  $V_{CE(SAT)}$  (2)

To ensure the reliability of ULN2803A and the system, the on-chip power dissipation must be lower that or equal to the maximum allowable power dissipation ( $P_D$ ) dictated by Equation 3.

$$PD_{(MAX)} = \begin{pmatrix} T_{J(MAX)} - T_{A} \end{pmatrix} / \theta_{JA}$$

where

- T<sub>J(MAX)</sub> is the target maximum junction temperature.
- T<sub>A</sub> is the operating ambient temperature.
- $\theta_{\text{JA}}$  is the package junction to ambient thermal resistance.

TI recommends to limit ULN2803A IC's die junction temperature to <125°C. The IC junction temperature is directly proportional to the on-chip power dissipation.


Product Folder Links: ULN2803A

(3)



#### 9.2.3 Application Curves

The following curves were generated with ULN2803A driving an OMRON G5NB relay –  $V_{in}$  = 5.0 V;  $V_{sup}$ = 12 V and  $R_{COIL}$ = 2.8 k $\Omega$ 



## 10 Power Supply Recommendations

This part does not need a power supply; however, the COM pin is typically tied to the system power supply. When this is the case, make sure that the output voltage does not heavily exceed the COM pin voltage. This will heavily forward bias the flyback diodes and cause a large current to flow into COM, potentially damaging the on-chip metal or overheating the part.

## 11 Layout

### 11.1 Layout Guidelines

Thin traces can be used on the input due to the low current logic that is typically used to drive ULN2803A. Take care to separate the input channels as much as possible, as to eliminate crosstalk. TI recommends thick traces for the output, in order to drive high currents as desired. Wire thickness can be determined by the trace material's current density and desired drive current.

Because all of the channels currents return to a common emitter, it is best to size that trace width to be very wide. Some applications require up to 2.5 A.

## 11.2 Layout Example




Figure 15. Package Layout



## 12 Device and Documentation Support

#### 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





15-Oct-2015

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ULN2803ADW	ACTIVE	SOIC	DW	18	40	Green (RoHS	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ULN2803A	
OLINZOOSADVV	AOTIVE	3010	DVV	10	40	& no Sb/Br)	OO NII DAO	Level-2-2000-1 TEAT	-40 10 00	OLINZOUSA	Samples
ULN2803ADWG4	ACTIVE	SOIC	DW	18	40	Green (RoHS	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ULN2803A	Samples
						& no Sb/Br)					
ULN2803ADWR	ACTIVE	SOIC	DW	18	2000	Green (RoHS	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ULN2803A	Samples
						& no Sb/Br)					Samples
ULN2803ADWRG4	ACTIVE	SOIC	DW	18	2000	Green (RoHS	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ULN2803A	Samples
						& no Sb/Br)					Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



## PACKAGE OPTION ADDENDUM

15-Oct-2015

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 4-Mar-2015

## TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
E	30	Dimension designed to accommodate the component length
K	(0	Dimension designed to accommodate the component thickness
	N	Overall width of the carrier tape
F	21	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ULN2803ADWR	SOIC	DW	18	2000	330.0	24.4	10.9	12.0	2.7	12.0	24.0	Q1

www.ti.com 4-Mar-2015




#### \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
I	ULN2803ADWR	SOIC	DW	18	2000	370.0	355.0	55.0	

## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G18)

## PLASTIC SMALL OUTLINE




NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AB.



# DW (R-PDSO-G18)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC—7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.