

EN: This Datasheet is presented by the manufacturer.

Please visit our website for pricing and availability at www.hestore.hu.

Switch-mode Series NPN Silicon Power Transistors

The MJE13009G is designed for high-voltage, high-speed power switching inductive circuits where fall time is critical. They are particularly suited for 115 and 220 V switch-mode applications such as Switching Regulators, Inverters, Motor Controls, Solenoid/Relay drivers and Deflection circuits.

Features

- V_{CEO(sus)} 400 V and 300 V
- Reverse Bias SOA with Inductive Loads @ $T_C = 100$ °C
- Inductive Switching Matrix 3 to 12 Amp, 25 and 100° C t_c @ 8 A, 100° C is 120 ns (Typ)
- 700 V Blocking Capability
- SOA and Switching Applications Information
- These Devices are Pb-Free and are RoHS Compliant*

MAXIMUM RATINGS

	Rating	Symbol	Value	Unit
Collector-Emitter	V _{CEO(sus)}	400	Vdc	
Collector-Emitter	Voltage	V _{CEV}	700	Vdc
Emitter-Base Volta	age	V _{EBO}	9	Vdc
Collector Current	ContinuousPeak (Note 1)	I _C I _{CM}	12 24	Adc
Base Current	ContinuousPeak (Note 1)	I _B I _{BM}	6 12	Adc
Emitter Current	ContinuousPeak (Note 1)	I _E I _{EM}	18 36	Adc
Total Device Dissip Derate above 25°0	P _D	2 0.016	W W/°C	
Total Device Dissip Derate above 25°0	P _D	100 0.8	W W/°C	
Operating and Sto Temperature Rang	T _J , T _{stg}	-65 to +150	°C	


THERMAL CHARACTERISTICS

Characteristics	Symbol	Max	Unit
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	62.5	°C/W
Thermal Resistance, Junction-to-Case	$R_{ heta JC}$	1.25	°C/W
Maximum Lead Temperature for Soldering Purposes 1/8" from Case for 5 Seconds	T_L	275	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.

12 AMPERE NPN SILICON POWER TRANSISTOR 400 VOLTS – 100 WATTS



^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ELECTRICAL CHARACTERISTICS ($T_C = 25^{\circ}C$ unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS (Note 2)		L	1	1	
Collector–Emitter Sustaining Voltage ($I_C = 10 \text{ mA}, I_B = 0$)	V _{CEO(sus)}	400	-	-	Vdc
Collector Cutoff Current $(V_{CEV} = Rated \ Value, \ V_{BE(off)} = 1.5 \ Vdc)$ $(V_{CEV} = Rated \ Value, \ V_{BE(off)} = 1.5 \ Vdc, \ T_C = 100^{\circ}$	l _{CEV}	- -		1 5	mAdc
Emitter Cutoff Current (V _{EB} = 9 Vdc, I _C = 0)	I _{EBO}	-	-	1	mAdc
SECOND BREAKDOWN	·		•		
Second Breakdown Collector Current with base forward Clamped Inductive SOA with Base Reverse Biased	d biased I _{S/b} –			igure 1 igure 2	
ON CHARACTERISTICS (Note 2)	·				
DC Current Gain ($I_C = 5$ Adc, $V_{CE} = 5$ Vdc) ($I_C = 8$ Adc, $V_{CE} = 5$ Vdc)	h _{FE}	8 6	- -	40 30	
Collector–Emitter Saturation Voltage ($I_C = 5$ Adc, $I_B = 1$ Adc) ($I_C = 8$ Adc, $I_B = 1.6$ Adc) ($I_C = 12$ Adc, $I_B = 3$ Adc) ($I_C = 8$ Adc, $I_B = 1.6$ Adc, $I_C = 100^{\circ}$ C)	V _{CE(sat)}	- - -	- - -	1 1.5 3 2	Vdc
Base–Emitter Saturation Voltage (I_C = 5 Adc, I_B = 1 Adc) (I_C = 8 Adc, I_B = 1.6 Adc) (I_C = 8 Adc, I_B = 1.6 Adc, I_C = 100°C)	V _{BE(sat)}	- - -	- - -	1.2 1.6 1.5	Vdc
DYNAMIC CHARACTERISTICS	I	I	1	<u> </u>	1
Current-Gain – Bandwidth Product (I _C = 500 mAdc, V _{CE} = 10 Vdc, f = 1 MHz)	f _T	4	-	_	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 0.1 MHz)	C _{ob}	_	180	-	pF
SWITCHING CHARACTERISTICS	•	1	•		
Resistive Load (Table 1)					
Delay Time	t _d	_	0.06	0.1	μs
Rise Time (V _{CC} = 125 Vdc, I _C = 8 A,	t _r	-	0.45	1	μs
Storage Time $ \begin{aligned} I_{B1} &= I_{B2} = 1.6 \text{ A, } t_p = 25 \mu \\ \text{Duty Cycle} &\leq 1\% \end{aligned} $	t _s	_	1.3	3	μs
Fall Time	t _f	_	0.2	0.7	μs
Inductive Load, Clamped (Table 1, Figure 13)					
Voltage Storage Time (I _C = 8 A, V _{clamp} = 300 Vd	t _{sv}	_	0.92	2.3	μs
Crossover Time I _{B1} = 1.6 A, V _{BE(off)} = 5 Vd		<u> </u>	_ 		<u> </u>

^{2.} Pulse Test: Pulse Width = 300 μs, Duty Cycle = 2%.




Figure 1. Forward Bias Safe Operating Area




Figure 2. Reverse Bias Switching Safe Operating Area

The Safe Operating Area figures shown in Figures 1 and 2 are specified ratings for these devices under the test conditions shown.




Figure 3. Forward Bias Power Derating

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on $T_C = 25\,^{\circ}\mathrm{C}$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \ge 25\,^{\circ}\mathrm{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 1 may be found at any case temperature by using the appropriate curve on Figure 3.

 $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown. Use of reverse biased safe operating area data (Figure 2) is discussed in the applications information section.




Figure 4. Typical Thermal Response $[Z_{\theta,JC}(t)]$




Figure 5. DC Current Gain




Figure 6. Collector Saturation Region




Figure 7. Base-Emitter Saturation Voltage




Figure 8. Collector–Emitter Saturation Voltage




Figure 9. Collector Cutoff Region




Figure 10. Capacitance

Table 1. Test Conditions for Dynamic Performance

	REVERSE BIAS SAFE OPERATING AREA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
TEST CIRCUITS	DUTY CYCLE \leq 10% $_{1}$ $_{2}$ $_{1}$ $_{2}$ $_{1}$ $_{2}$ $_{2}$ $_{1}$ $_{2}$ $_{2}$ $_{2}$ $_{1}$ $_{2}$ $_{$	+125 V RC TUT SCOPE -4.0 V
CIRCUIT	Coil Data: GAP for 200 μ H/20 A V_{CC} = 20 V Full Bobbin (~16 Turns) #16 V_{coil} = 200 μ H V_{clamp} = 300 Vdc	V_{CC} = 125 V R_{C} = 15 Ω D1 = 1N5820 or Equiv. R_{B} = Ω
TEST WAVEFORMS	OUTPUT WAVEFORMS $t_{f} \text{ CLAMPED} \\ t_{f} \text{ CLAMPED} \\ t_{f} \text{ UNCLAMPED} \\ t_{f} \text{ UNCLAMPED} \\ t_{f} \text{ UNCLAMPED} \\ t_{f} \text{ UNCLAMPED} \\ t_{f} \approx \frac{L_{coil} (l_{CM})}{V_{CC}}$ $t_{f} \approx \frac{L_{coil} (l_{CM})}{V_{Clamp}}$ $t_{f} \approx \frac{L_{coil} (l_{CM})}{V_{Clamp}}$ $t_{f} \approx \frac{L_{coil} (l_{CM})}{V_{Clamp}}$ $t_{f} \approx \frac{L_{coil} (l_{CM})}{V_{Clamp}}$	$+10 \text{ V}$ $25 \mu\text{s}$ t_r , $t_f < 10 \text{ ns}$ Duty Cycle = 1.0% R_B and R_C adjusted for desired l_B and l_C

APPLICATIONS INFORMATION FOR SWITCH-MODE SPECIFICATIONS

INTRODUCTION

The primary considerations when selecting a power transistor for switch-mode applications are voltage and current ratings, switching speed, and energy handling capability. In this section, these specifications will be discussed and related to the circuit examples illustrated in Table 2. (Note 3)

VOLTAGE REQUIREMENTS

Both blocking voltage and sustaining voltage are important in switch-mode applications.

Circuits B and C in Table 2 illustrate applications that require high blocking voltage capability. In both circuits the switching transistor is subjected to voltages substantially higher than V_{CC} after the device is completely off (see load line diagrams at $I_C = I_{leakage} \approx 0$ in Table 2). The blocking capability at this point depends on the base to emitter conditions and the device junction temperature. Since the highest device capability occurs when the base to emitter junction is reverse biased (V_{CEV}) , this is the recommended and specified use condition. Maximum I_{CEV} at rated V_{CEV} is specified at a relatively low reverse bias (1.5 V) both at $25^{\circ}\mathrm{C}$ and $100^{\circ}\mathrm{C}$. Increasing the reverse bias will give some improvement in device blocking capability.

The sustaining or active region voltage requirements in switching applications occur during turn—on and turn—off. If the load contains a significant capacitive component, high current and voltage can exist simultaneously during turn—on and the pulsed forward bias SOA curves (Figure 1) are the proper design limits.

For inductive loads, high voltage and current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as a Reverse Bias Safe Operating Area (Figure 2) which represents voltage—current conditions that can be sustained during reverse biased turn—off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode.

In the four application examples (Table 2) load lines are shown in relation to the pulsed forward and reverse biased SOA curves.

In circuits A and D, inductive reactance is clamped by the diodes shown. In circuits B and C the voltage is clamped by

the output rectifiers, however, the voltage induced in the primary leakage inductance is not clamped by these diodes and could be large enough to destroy the device. A snubber network or an additional clamp may be required to keep the turn-off load line within the Reverse Bias SOA curve.

Load lines that fall within the pulsed forward biased SOA curve during turn-on and within the reverse bias SOA curve during turn-off are considered safe, with the following assumptions:

- 1. The device thermal limitations are not exceeded.
- 2. The turn-on time does not exceed 10 µs (see standard pulsed forward SOA curves in Figure 1).
- 3. The base drive conditions are within the specified limits shown on the Reverse Bias SOA curve (Figure 2).

CURRENT REQUIREMENTS

An efficient switching transistor must operate at the required current level with good fall time, high energy handling capability and low saturation voltage. On this data sheet, these parameters have been specified at 8 amperes which represents typical design conditions for these devices. The current drive requirements are usually dictated by the $V_{\text{CE(sat)}}$ specification because the maximum saturation voltage is specified at a forced gain condition which must be duplicated or exceeded in the application to control the saturation voltage.

SWITCHING REQUIREMENTS

In many switching applications, a major portion of the transistor power dissipation occurs during the fall time ($t_{\rm fi}$). For this reason considerable effort is usually devoted to reducing the fall time. The recommended way to accomplish this is to reverse bias the base–emitter junction during turn–off. The reverse biased switching characteristics for inductive loads are discussed in Figure 11 and Table 3 and resistive loads in Figures 13 and 14. Usually the inductive load component will be the dominant factor in switch-mode applications and the inductive switching data will more closely represent the device performance in actual application. The inductive switching characteristics are derived from the same circuit used to specify the reverse biased SOA curves, (See Table 1) providing correlation between test procedures and actual use conditions.

RESISTIVE SWITCHING PERFORMANCE




Figure 11. Turn-On Time




Figure 12. Turn-Off Time




Figure 13. Inductive Switching Measurements




Figure 14. Typical Inductive Switching Waveforms (at 300 V and 12 A with I_{B1} = 2.4 A and $V_{BE(off)}$ = 5 V)

Table 2. Applications Examples of Switching Circuits




Table 3. Typical Inductive Switching Performance

I _C	T _C	t _{sv}	t _{rv}	t _{fi}	t _{ti}	t _c
AMP	∘C	ns	ns	ns	ns	ns
3	25	770	100	150	200	240
	100	1000	230	160	200	320
5	25	630	72	26	10	100
	100	820	100	55	30	180
8	25	720	55	27	2	77
	100	920	70	50	8	120
12	25	640	20	17	2	41
	100	800	32	24	4	54

NOTE: All Data recorded In the Inductive Switching Circuit In Table 1.

SWITCHING TIME NOTES

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common switch-mode power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

 t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% V_{CEM}

 t_{rv} = Voltage Rise Time, 10–90% V_{CEM}

 t_{fi} = Current Fall Time, 90–10% I_{CM}

 t_{ti} = Current Tail, 10-2% I_{CM}

 t_c = Crossover Time, 10% V_{CEM} to 10% I_{CM}

An enlarged portion of the turn-off waveforms is shown in Figure 13 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN222/D:


$$P_{SWT} = 1/2 V_{CC}I_{C}(t_{c}) f$$

Typical inductive switching waveforms are shown in Figure 14. In general, $t_{rv} + t_{fi} \approx t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25° C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "switch-mode" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at 100° C.

MECHANICAL CASE OUTLINE

PACKAGE DIMENSIONS



DATE 13 JAN 2022

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: INCHES
- 3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

4. MAX WIDTH FOR F102 DEVICE = 1.35MM

	INCH	IES	MILLIMETERS		
DIM	MIN.	MAX.	MIN.	MAX.	
Α	0.570	0.620	14.48	15.75	
В	0.380	0.415	9.66	10.53	
С	0.160	0.190	4.07	4.83	
D	0.025	0.038	0.64	0.96	
F	0.142	0.161	3.60	4.09	
G	0.095	0.105	2.42	2.66	
Н	0.110	0.161	2.80	4.10	
J	0.014	0.024	0.36	0.61	
K	0.500	0.562	12.70	14.27	
L	0.045	0.060	1.15	1.52	
N	0.190	0.210	4.83	5.33	
Q	0.100	0.120	2.54	3.04	
R	0.080	0.110	2.04	2.79	
S	0.045	0.055	1.15	1.41	
Т	0.235	0.255	5.97	6.47	
U	0.000	0.050	0.00	1.27	
V	0.045		1.15		
Z	0.080			2.04	

STYLE 1:		STYLE 2:		STYLE 3:		STYLE 4:	
PIN 1.	BASE	PIN 1.	BASE	PIN 1.	CATHODE	PIN 1.	MAIN TERMINAL 1
2.	COLLECTOR	2.	EMITTER	2.	ANODE	2.	MAIN TERMINAL 2
3.	EMITTER	3.	COLLECTOR	3.	GATE	3.	GATE
4.	COLLECTOR	4.	EMITTER	4.	ANODE	4.	MAIN TERMINAL 2
STYLE 5:		STYLE 6:		STYLE 7:		STYLE 8:	
PIN 1.	GATE	PIN 1.	ANODE	PIN 1.	CATHODE	PIN 1.	CATHODE
2.	DRAIN	2.	CATHODE	2.	ANODE	2.	ANODE
3.	SOURCE	3.	ANODE	3.	CATHODE	3.	EXTERNAL TRIP/DELAY
4.	DRAIN	4.	CATHODE	4.	ANODE	4.	ANODE
STYLE 9:		STYLE 10:		STYLE 11:	:	STYLE 12:	
PIN 1.	GATE	PIN 1.	GATE	PIN 1.	DRAIN	PIN 1.	MAIN TERMINAL 1
2.	COLLECTOR	2.	SOURCE	2.	SOURCE	2.	MAIN TERMINAL 2
3.	EMITTER	3.	DRAIN	3.	GATE	3.	GATE
4.	COLLECTOR	4.	SOURCE	4.	SOURCE	4.	NOT CONNECTED