

EN: This Datasheet is presented by the manufacturer.

Please visit our website for pricing and availability at www.hestore.hu.

ESP32-S3 Series

Datasheet Version 1.9

Xtensa® 32-bit LX7 dual-core microprocessor 2.4 GHz Wi-Fi (IEEE 802.11b/g/n) and Bluetooth® 5 (LE) Optional 1.8 V or 3.3 V flash and PSRAM in the chip's package 45 GPIOs QFN56 (7×7 mm) Package

Including:

ESP32-S3

ESP32-S3FN8

ESP32-S3R2

ESP32-S3R8

ESP32-S3R8V

ESP32-S3R16V


ESP32-S3FH4R2



Product Overview

ESP32-S3 is a low-power MCU-based system on a chip (SoC) with integrated 2.4 GHz Wi-Fi and Bluetooth[®] Low Energy (Bluetooth LE). It consists of high-performance dual-core microprocessor (Xtensa[®] 32-bit LX7), a ULP coprocessor, a Wi-Fi baseband, a Bluetooth LE baseband, RF module, and numerous peripherals.

The functional block diagram of the SoC is shown below.



ESP32-S3 Functional Block Diagram

For more information on power consumption, see Section 4.1.3.5 Power Management Unit (PMU).

Features

Wi-Fi

- IEEE 802.11b/g/n-compliant
- Supports 20 MHz and 40 MHz bandwidth in 2.4 GHz band
- 1T1R mode with data rate up to 150 Mbps
- Wi-Fi Multimedia (WMM)
- TX/RX A-MPDU, TX/RX A-MSDU
- Immediate Block ACK
- Fragmentation and defragmentation
- Automatic Beacon monitoring (hardware TSF)
- Four virtual Wi-Fi interfaces
- Simultaneous support for Infrastructure BSS in Station, SoftAP, or Station + SoftAP modes
 Note that when ESP32-S3 scans in Station mode, the SoftAP channel will change along with the Station channel
- Antenna diversity
- 802.11mc FTM

Bluetooth

- Bluetooth LE: Bluetooth 5, Bluetooth mesh
- High power mode (20 dBm)
- Speed: 125 Kbps, 500 Kbps, 1 Mbps, 2 Mbps
- Advertising extensions
- Multiple advertisement sets
- Channel selection algorithm #2
- Internal co-existence mechanism between Wi-Fi and Bluetooth to share the same antenna

CPU and Memory

- Xtensa® dual-core 32-bit LX7 microprocessor
- Clock speed: up to 240 MHz
- CoreMark® score:
 - One core at 240 MHz: 613.86 CoreMark: 2.56 CoreMark/MHz
 - Two cores at 240 MHz: 1181.60 CoreMark; 4.92 CoreMark/MHz
- Five-stage pipeline
- 128-bit data bus and dedicated SIMD instructions

- Single precision floating point unit (FPU)
- L1 cache
- ROM: 384 KB
- SRAM: 512 KB
- SRAM in RTC: 16 KB
- Supported SPI protocols: SPI, Dual SPI, Quad SPI, Octal SPI, QPI and OPI interfaces that allow connection to flash, external RAM, and other SPI devices
- Flash controller with cache is supported
- Flash in-Circuit Programming (ICP) is supported

Advanced Peripheral Interfaces

- 45 programmable GPIOs
 - 4 strapping GPIOs
 - 6 or 7 GPIOs needed for in-package flash or PSRAM
 - * ESP32-S3FN8、ESP32-S3R2、ESP32-S3R8、ESP32-S3R8V、ESP32-S3R16V: 6 GPIOs needed
 - * ESP32-S3FH4R2: 7 GPIOs needed
- Digital interfaces:
 - Two SPI ports for communication with flash and RAM
 - Two general-purpose SPI ports
 - LCD interface (8-bit ~ 16-bit parallel RGB, I8080 and MOTO6800), supporting conversion between RGB565, YUV422, YUV420 and YUV411
 - DVP 8-bit ~ 16-bit camera interface
 - Three UARTs
 - Two I2Cs
 - Two I2Ss
 - RMT (TX/RX)
 - Pulse counter
 - LED PWM controller, up to 8 channels
 - Full-speed USB OTG
 - USB Serial/JTAG controller
 - Two Motor Control PWMs (MCPWM)
 - SD/MMC host controller with 2 slots
 - General DMA controller (GDMA), with 5 transmit channels and 5 receive channels
 - TWAI® controller, compatible with ISO 11898-1 (CAN Specification 2.0)

- On-chip debug functionality via JTAG
- Analog interfaces:
 - Two 12-bit SAR ADCs, up to 20 channels
 - Temperature sensor
 - 14 touch sensing IOs
- Timers:
 - Four 54-bit general-purpose timers
 - 52-bit system timer
 - Three watchdog timers

Low Power Management

- Fine-resolution power control through a selection of clock frequency, duty cycle, Wi-Fi operating modes, and individual power control of internal components
- Four power modes designed for typical scenarios: Active, Modem-sleep, Light-sleep, Deep-sleep
- ullet Power consumption in Deep-sleep mode is as low as 7 $\mu{\rm A}$
- Ultra-Low-Power (ULP) coprocessors:
 - ULP-RISC-V coprocessor
 - ULP-FSM coprocessor
- RTC memory remains powered on in Deep-sleep mode

Security

- Secure boot
- Flash encryption
- 4-Kbit OTP, up to 1792 bits for users
- Cryptographic hardware acceleration:
 - AES-128/256 (FIPS PUB 197)
 - SHA (FIPS PUB 180-4)
 - RSA
 - Random Number Generator (RNG)
 - HMAC
 - Digital signature

Applications

With low power consumption, ESP32-S3 is an ideal choice for IoT devices in the following areas:

- Smart Home
- Industrial Automation
- Health Care
- Consumer Electronics
- Smart Agriculture
- POS machines
- Service robot
- Audio Devices

- Generic Low-power IoT Sensor Hubs
- Generic Low-power IoT Data Loggers
- Cameras for Video Streaming
- USB Devices
- Speech Recognition
- Image Recognition
- Wi-Fi + Bluetooth Networking Card
- Touch and Proximity Sensing

Note:

Check the link or the QR code to make sure that you use the latest version of this document: https://www.espressif.com/documentation/esp32-s3_datasheet_en.pdf



Contents

Featu	oduct Overview ures cations	2 3 5
1 1.1 1.2	ESP32-S3 Series Comparison Nomenclature Comparison	13 13 13
2 2.1 2.2 2.3	Pins Pin Layout Pin Overview IO Pins 2.3.1 IO MUX Functions	14 14 15 19 19
2.4	2.3.2 RTC Functions2.3.3 Analog Functions2.3.4 Restrictions for GPIOs and RTC_GPIOsAnalog Pins	21 22 24 25
2.5	Power Supply 2.5.1 Power Pins 2.5.2 Power Scheme 2.5.3 Chip Power-up and Reset Pin Mapping Between Chip and Flash/PSRAM	26 26 26 27 28
3 3.1 3.2 3.3 3.4	Boot Configurations Chip Boot Mode Control VDD_SPI Voltage Control ROM Messages Printing Control JTAG Signal Source Control	29 30 31 31 31
4 4.1	Functional Description System 4.1.1 Microprocessor and Master 4.1.1.1 CPU 4.1.1.2 Processor Instruction Extensions (PIE) 4.1.1.3 Ultra-Low-Power Coprocessor (ULP) 4.1.1.4 GDMA Controller (GDMA)	33 33 33 33 34 34

	4.1.2	Memory	Organization	35
		4.1.2.1	Internal Memory	35
		4.1.2.2	External Flash and RAM	36
		4.1.2.3	Cache	36
		4.1.2.4	eFuse Controller	37
	4.1.3	System (Components	37
		4.1.3.1	IO MUX and GPIO Matrix	37
		4.1.3.2	Reset	38
		4.1.3.3	Clock	39
		4.1.3.4	Interrupt Matrix	39
		4.1.3.5	Power Management Unit (PMU)	40
		4.1.3.6	System Timer	42
		4.1.3.7	General Purpose Timers	42
		4.1.3.8	Watchdog Timers	42
		4.1.3.9	XTAL32K Watchdog Timers	43
		4.1.3.10	Permission Control	43
		4.1.3.11	World Controller	44
		4.1.3.12	System Registers	44
	4.1.4	Cryptogr	aphy and Security Component	45
		4.1.4.1	SHA Accelerator	45
		4.1.4.2	AES Accelerator	45
		4.1.4.3	RSA Accelerator	46
		4.1.4.4	Secure Boot	46
		4.1.4.5	HMAC Accelerator	46
		4.1.4.6	Digital Signature	47
		4.1.4.7	External Memory Encryption and Decry	ption 47
		4.1.4.8	Clock Glitch Detection	47
		4.1.4.9	Random Number Generator	47
4.2	Periph	erals		48
	4.2.1	Connect	ivity Interface	48
		4.2.1.1	UART Controller	48
		4.2.1.2	I2C Interface	49
		4.2.1.3	I2S Interface	49
		4.2.1.4	LCD and Camera Controller	50
		4.2.1.5	Serial Peripheral Interface (SPI)	50
		4.2.1.6	Two-Wire Automotive Interface (TWAI®)	53
		4.2.1.7	USB 2.0 OTG Full-Speed Interface	53
		4.2.1.8	USB Serial/JTAG Controller	55
		4.2.1.9	SD/MMC Host Controller	55
		4.2.1.10	LED PWM Controller	56
		4.2.1.11	Motor Control PWM (MCPWM)	56
		4.2.1.12	Remote Control Peripheral (RMT)	57
		4.2.1.13	Pulse Count Controller (PCNT)	57
	4.2.2	Analog S	Signal Processing	58
		4.2.2.1	SAR ADC	58
		4.2.2.2	Temperature Sensor	59

		4.2.2.3	Touch Sensor	59
4.3	Wireles	ss Commu	unication	60
	4.3.1	Radio		60
		4.3.1.1	2.4 GHz Receiver	60
		4.3.1.2	2.4 GHz Transmitter	60
		4.3.1.3	Clock Generator	60
	4.3.2	Wi-Fi		60
		4.3.2.1	Wi-Fi Radio and Baseband	61
		4.3.2.2	Wi-Fi MAC	61
		4.3.2.3	Networking Features	61
	4.3.3	Bluetoot	th LE	61
		4.3.3.1	Bluetooth LE PHY	62
		4.3.3.2	Bluetooth LE Link Controller	62
5	Elec	ctrical	Characteristics	63
5.1	Absolu	ıte Maximı	um Ratings	63
5.2	Recon	nmended	Power Supply Characteristics	63
5.3	VDD_S	SPI Output	t Characteristics	64
5.4	DC Ch	aracteristic	cs (3.3 V, 25 °C)	64
5.5	ADC C	haracteris [,]	tics	65
5.6	Curren	t Consum	ption	65
	5.6.1	RF Curre	ent Consumption in Active Mode	65
	5.6.2	Current	Consumption in Other Modes	66
5.7	Reliabi	lity		67
6	RF (Chara	cteristics	68
6.1	Wi-Fi F	Radio		68
	6.1.1	Wi-Fi RF	Transmitter (TX) Specifications	68
	6.1.2	Wi-Fi RF	Receiver (RX) Specifications	70
6.2	Blueto	oth LE Rad	dio	71
	6.2.1	Bluetoot	th LE RF Transmitter (TX) Specifications	71
	6.2.2	Bluetoot	th LE RF Receiver (RX) Specifications	73
7	Pac	kagin	g	76
App	end	lix A –	ESP32-S3 Consolidated Pin Overview	78
Rela	ated	Docu	mentation and Resources	79
Rev	isioı	n Histo	ory	80

List of Tables

ESP32-S3 Series Comparison	13
Pin Overview	15
Power-Up Glitches on Pins	17
Peripheral Signals Routed via IO MUX	19
IO MUX Pin Functions	20
RTC Peripheral Signals Routed via RTC IO MUX	22
RTC Functions	22
Analog Signals Routed to Analog Functions	23
Analog Functions	23
Analog Pins	25
Power Pins	26
Voltage Regulators	26
Description of Timing Parameters for Power-up and Reset	27
Pin Mapping Between Chip and In-package Flash/ PSRAM	28
Default Configuration of Strapping Pins	29
Description of Timing Parameters for the Strapping Pins	30
Chip Boot Mode Control	30
VDD_SPI Voltage Control	31
JTAG Signal Source Control	32
Components and Power Domains	41
Absolute Maximum Ratings	63
Recommended Power Characteristics	63
VDD_SPI Internal and Output Characteristics	64
DC Characteristics (3.3 V, 25 °C)	64
ADC Characteristics	65
ADC Calibration Results	65
Wi-Fi Current Consumption Depending on RF Modes	65
Current Consumption in Modem-sleep Mode	66
Current Consumption in Low-Power Modes	67
Reliability Qualifications	67
Wi-Fi Frequency	68
TX Power with Spectral Mask and EVM Meeting 802.11 Standards	68
TX EVM Test	68
RX Sensitivity	70
Maximum RX Level	70
RX Adjacent Channel Rejection	71
Bluetooth LE Frequency	71
Transmitter Characteristics - Bluetooth LE 1 Mbps	71
Transmitter Characteristics - Bluetooth LE 2 Mbps	72
Transmitter Characteristics - Bluetooth LE 125 Kbps	72
Transmitter Characteristics - Bluetooth LE 500 Kbps	72
Receiver Characteristics - Bluetooth LE 1 Mbps	73
Receiver Characteristics - Bluetooth LE 2 Mbps	74
	Pin Overview Power-Up Glitches on Pins Peripheral Signals Routed via IO MUX IO MUX Pin Functions RTC Peripheral Signals Routed via RTC IO MUX RTC Functions Analog Signals Routed to Analog Functions Analog Signals Routed to Analog Functions Analog Pins Power Pins Voltage Regulators Description of Timing Parameters for Power-up and Reset Pin Mapping Between Chip and In-package Flash/ PSRAM Default Configuration of Strapping Pins Description of Timing Parameters for the Strapping Pins Description of Timing Parameters for the Strapping Pins Chip Boot Mode Control VDD_SPI Voltage Control JTAG Signal Source Control Components and Power Domains Absolute Maximum Ratings Recommended Power Characteristics VDD_SPI Internal and Output Characteristics DC Characteristics (3.3 V, 25 °C) ADC Characteristics ADC Calibration Results Wi-Fi Current Consumption Depending on RF Modes Current Consumption in Modem-sleep Mode Current Consumption in Modem-sleep Mode Current Consumption in Low-Power Modes Reliability Qualifications Wi-Fi Frequency TX Power with Spectral Mask and EVM Meeting 802.11 Standards TX EVM Test RX Sensitivity Maximum RX Level RX Adjacent Channel Rejection Bluetooth LE Frequency Transmitter Characteristics - Bluetooth LE 1 Mbps Transmitter Characteristics - Bluetooth LE 2 Mbps Transmitter Characteristics - Bluetooth LE 1 Mbps Receiver Characteristics - Bluetooth LE 1 Mbps

6-14	Receiver Characteristics - Bluetooth LE 125 Kbps	74
6-15	Receiver Characteristics - Bluetooth LE 500 Kbps	75

List of Figures

1-1	ESP32-S3 Series Nomenclature	13
2-1	ESP32-S3 Pin Layout (Top View)	14
2-2	ESP32-S3 Power Scheme	27
2-3	Visualization of Timing Parameters for Power-up and Reset	27
3-1	Visualization of Timing Parameters for the Strapping Pins	30
4-1	Address Mapping Structure	35
4-2	Components and Power Domains	41
7-1	QFN56 (7×7 mm) Package	76
7-2	QFN56 (7×7 mm) Package (Only for ESP32-S3FH4R2)	77

1 ESP32-S3 Series Comparison

1.1 Nomenclature




Figure 1-1. ESP32-S3 Series Nomenclature

1.2 Comparison

Table 1-1. ESP32-S3 Series Comparison

Ordering Code ¹	In-Package Flash ²	In-Package PSRAM	Ambient Temp. ³ (°C)	VDD_SPI Voltage ⁴
ESP32-S3	_	_	-40 ∼ 105	3.3 V/1.8 V
ESP32-S3FN8	8 MB (Quad SPI) ⁵	_	-40 ∼ 85	3.3 V
ESP32-S3R2	_	2 MB (Quad SPI)	-40 ∼ 85	3.3 V
ESP32-S3R8	_	8 MB (Octal SPI)	-40 ∼ 65	3.3 V
ESP32-S3R8V	_	8 MB (Octal SPI)	-40 ∼ 65	1.8 V
ESP32-S3R16V	_	16 MB (Octal SPI)	-40 ∼ 65	1.8 V
ESP32-S3FH4R2	4 MB (Quad SPI)	2 MB (Quad SPI)	-40 ∼ 85	3.3 V

¹ For details on chip marking and packing, see Section 7 Packaging.

² By default, the SPI flash on the chip operates at a maximum clock frequency of 80 MHz and does not support the auto suspend feature. If you have a requirement for a higher flash clock frequency of 120 MHz or if you need the flash auto suspend feature, please contact us.

³ Ambient temperature specifies the recommended temperature range of the environment immediately outside an Espressif chip. For chips with Octal SPI PSRAM (ESP32-S3R8, ESP32-S3R8V, and ESP32-S3R16V), if the PSRAM ECC function is enabled, the maximum ambient temperature can be improved to 85 °C, while the usable size of PSRAM will be reduced by 1/16.

⁴ For more information on VDD_SPI, see Section 2.5 *Power Supply*.

⁵ For details about SPI modes, see Section 2.6 Pin Mapping Between Chip and Flash/PSRAM.

2 Pins

2.1 Pin Layout




Figure 2-1. ESP32-S3 Pin Layout (Top View)

2.2 Pin Overview

The ESP32-S3 chip integrates multiple peripherals that require communication with the outside world. To keep the chip package size reasonably small, the number of available pins has to be limited. So the only way to route all the incoming and outgoing signals is through pin multiplexing. Pin muxing is controlled via software programmable registers (see ESP32-S3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix).

All in all, the ESP32-S3 chip has the following types of pins:

- **IO pins** with the following predefined sets of functions to choose from:
 - Each IO pin has predefined IO MUX functions see Table 2-4 IO MUX Pin Functions
 - Some IO pins have predefined RTC functions see Table 2-6 RTC Functions
 - Some IO pins have predefined analog functions see Table 2-8 Analog Functions

Predefined functions means that each IO pin has a set of direct connections to certain on-chip components. During run-time, the user can configure which component from a predefined set to connect to a certain pin at a certain time via memory mapped registers (see ESP32-S3 Technical Reference Manual > Chapter IO MUX and GPIO pins).

- Analog pins that have exclusively-dedicated analog functions see Table 2-9 Analog Pins
- Power pins that supply power to the chip components and non-power pins see Table 2-10 Power Pins

Table 2-1 Pin Overview gives an overview of all the pins. For more information, see the respective sections for each pin type below, or Appendix A - ESP32-S3 Consolidated Pin Overview.

Pin Providing Pin Settings (Pin Function Sets 1,2 Pin Pin Pin Power ³⁻⁶ Type ¹ IO MUX Name At Reset After Reset RTC No. Analog 1 LNA_IN Analog VDD3P3 2 Power 3 VDD3P3 Power CHIP PU VDD3P3 RTC 4 Analog 5 **GPIOO** Ю VDD3P3 RTC IE, WPU IE, WPU IO MUX RTC ΙE ΙE 6 GPI01 Ю VDD3P3_RTC IO MUX **RTC** Analog 7 GPI02 VDD3P3_RTC ΙE ΙE RTC Ю IO MUX Analog VDD3P3 RTC ΙE 8 GPI03 Ю ΙE IO MUX RTC Analog GPIO4 IO MUX Analog 9 10 VDD3P3_RTC **RTC** 10 GPI05 Ю VDD3P3 RTC IO MUX **RTC** Analog 11 GPI06 10 VDD3P3_RTC IO MUX RTC Analog 12 GPI07 Ю VDD3P3 RTC IO MUX **RTC** Analog GPI08 Ю VDD3P3_RTC IO MUX RTC Analog 13 14 GPI09 Ю VDD3P3_RTC ΙE IO MUX **RTC** Analog **GPI010** Ю VDD3P3_RTC ΙE IO MUX 15 RTC Analog GPIO11 VDD3P3 RTC ΙE IO MUX RTC 16 10 Analog 17 **GPI012** Ю VDD3P3 RTC ΙE IO MUX **RTC** Analog **GPI013** VDD3P3_RTC IO MUX 10 ΙE RTC Analog

Table 2-1. Pin Overview

Table 2-1 – cont'd from previous page

Name	Pin	Pin	Pin	Pin Providing	ding Pin Settings ⁷		Pin Fur	ction S	ets 1,2
20	No.	Name	Type ¹			4	i .	1	
21	19	GPIO14	10	VDD3P3_RTC		IE	IO MUX	RTC	Analog
22	20	VDD3P3_RTC	Power						
23 GPI017	21	XTAL_32K_P	10	VDD3P3_RTC			IO MUX	RTC	Analog
24 GPIO18 IO VDD3P3_RTC IE IO MUX RTC Analog 25 GPIO19 IO VDD3P3_RTC USB_PU USB_PU IO MUX RTC Analog 26 GPIO20 IO VDD3P3_RTC USB_PU USB_PU IO MUX RTC Analog 27 GPIO21 IO VDD3P3_RTC USB_PU USB_PU IO MUX RTC Analog 27 GPIO21 IO VDD3P3_RTC IE, WPU IE, WPU IO MUX RTC 28 SPICS1 IO VDD_SPI IE, WPU IE, WPU IE, WPU IO MUX RTC IO MUX IE, WPU IE, WPU IO MUX IO WD_SPI IE, WPU IE, WPU IO MUX IE, WPU IO MUX IO MUX IO WD_SPI VDD_SPI VDD3P3_CPU IE IE IO MUX IE, WPU IO MUX IO WD_SPI VDD_SPI VDD3P3_CPU IE IE IO MUX IO WD_SPI VDD_SPI VDD3P3_CPU IE IO MUX IO WD_SPI VDD_SPI VDD3P3_CPU IE IO MUX IO WD_SPI VDD_SPI VDD_SPI VDD_SPI IE IO MUX IO WD_SPI VDD_SPI VDD_SPI VDD_SPI IE IO MUX IE IO MUX IO WD_SPI VDD_SPI VDD_SPI IE IO MUX IE IO MUX	22	XTAL_32K_N	10	VDD3P3_RTC			IO MUX	RTC	Analog
25 GPI019 IO VDD3P3_RTC USB_PU USB_PU IO MUX RTC Analog 26 GPI020 IO VDD3P3_RTC USB_PU USB_PU IO MUX RTC Analog 27 GPI021 IO VDD3P3_RTC USB_PU USB_PU IO MUX RTC Analog 27 GPI021 IO VDD_SPI IE, WPU IE, WPU IO MUX RTC Analog 29 VDD_SPI Power IE, WPU IE, WPU IE, WPU IO MUX IS SPI05 IO VDD_SPI IE, WPU IE, WPU IO MUX IS SPI05 IO VDD_SPI IE, WPU IE, WPU IO MUX IS SPI05 IO VDD_SPI IE, WPU IE, WPU IO MUX IS SPI05 IO VDD_SPI IE, WPU IE, WPU IO MUX IS SPI05 IO VDD_SPI IE, WPU IE, WPU IO MUX IS SPI05 IO VDD_SPI IE, WPU IE, WPU IO MUX IS SPI05 IO VDD_SPI IE, WPU IE, WPU IO MUX IS SPI05 IO VDD_SPI VDD3P3_CPU IE IE IO MUX IS IO MUX IO	23	GPIO17	10	VDD3P3_RTC		IE	IO MUX	RTC	Analog
26 GPIO2O IO VDD3P3_RTC USB_PU USB_PU IO MUX RTC Analog 27 GPIO21 IO VDD3P3_RTC IO MUX RTC IO MUX RTC 28 SPICS1 IO VDD_SPI IE, WPU IE, WPU IO MUX 30 SPIHD IO VDD_SPI IE, WPU IE, WPU IO MUX 31 SPIWP IO VDD_SPI IE, WPU IE, WPU IO MUX 32 SPICSO IO VDD_SPI IE, WPU IE, WPU IO MUX 34 SPIQ IO VDD_SPI IE, WPU IE, WPU IO MUX 35 SPID IO VDD_SPI IE, WPU IE, WPU IO MUX 36 SPICLK_N IO VDD_SPI/VDD3P3_CPU IE IE IO MUX 37 SPICLK_P IO VDD_SPI/VDD3P3_CPU IE IE IO MUX 40 GPIO35 IO VDD_SPI/VDD3P3_CPU IE IO MUX </td <td>24</td> <td>GPIO18</td> <td>10</td> <td>VDD3P3_RTC</td> <td></td> <td>IE</td> <td>IO MUX</td> <td>RTC</td> <td>Analog</td>	24	GPIO18	10	VDD3P3_RTC		IE	IO MUX	RTC	Analog
27 GPIO21 IO VDD3P3_RTC IO MUX RTC 28 SPICS1 IO VDD_SPI IE, WPU IE, WPU IO MUX 29 VDD_SPI IE, WPU IE, WPU IO MUX 30 SPIHD IO VDD_SPI IE, WPU IE, WPU IO MUX 31 SPIWP IO VDD_SPI IE, WPU IE, WPU IO MUX 32 SPICSO IO VDD_SPI IE, WPU IE, WPU IO MUX 33 SPICLK IO VDD_SPI IE, WPU IE, WPU IO MUX 34 SPIQ IO VDD_SPI IE, WPU IE, WPU IO MUX 35 SPID IO VDD_SPI VDD_SPI IE, WPU IE, WPU IO MUX 36 SPICLK_N IO VDD_SPI / VDD3P3_CPU IE IE IO MUX 37 SPICLK_P IO VDD_SPI / VDD3P3_CPU IE IO MUX 39 GPIO34 IO VDD_SPI / VDD3P3_C	25	GPIO19	10	VDD3P3_RTC			IO MUX	RTC	Analog
28 SPICS1	26	GPI020	10	VDD3P3_RTC	USB_PU	USB_PU	IO MUX	RTC	Analog
29	27	GPIO21	10	VDD3P3_RTC			IO MUX	RTC	
30 SPIHD 10 VDD_SPI 1E, WPU 1E, WPU 10 MUX 31 SPIWP 10 VDD_SPI 1E, WPU 1E, WPU 10 MUX 32 SPICSO 10 VDD_SPI 1E, WPU 1E, WPU 10 MUX 33 SPICLK 10 VDD_SPI 1E, WPU 1E, WPU 10 MUX 34 SPIQ 10 VDD_SPI 1E, WPU 1E, WPU 10 MUX 35 SPID 10 VDD_SPI 1E, WPU 1E, WPU 10 MUX 36 SPICLK_N 10 VDD_SPI / VDD3P3_CPU 1E 1E 10 MUX 37 SPICLK_P 10 VDD_SPI / VDD3P3_CPU 1E 1E 10 MUX 38 GPIO33 10 VDD_SPI / VDD3P3_CPU 1E 10 MUX 39 GPIO34 10 VDD_SPI / VDD3P3_CPU 1E 10 MUX 40 GPIO35 10 VDD_SPI / VDD3P3_CPU 1E 10 MUX 41 GPIO36 10 VDD_SPI / VDD3P3_CPU 1E 10 MUX 42 GPIO37 10 VDD_SPI / VDD3P3_CPU 1E 10 MUX 43 GPIO38 10 VDD_SPI / VDD3P3_CPU 1E 10 MUX 44 MTCK 10 VDD3P3_CPU 1E 10 MUX 45 MTDO 10 VDD3P3_CPU 1E 10 MUX 46 VDD3P3_CPU 1E 10 MUX 47 MTDI 10 VDD3P3_CPU 1E 10 MUX 48 MTMS 10 VDD3P3_CPU 1E 10 MUX 49 UOTXD 10 VDD3P3_CPU 1E, WPU 1E, WPU 10 MUX 50 UORXD 10 VDD3P3_CPU 1E, WPU 1E, WPU 10 MUX 51 GPIO45 10 VDD3P3_CPU 1E, WPU 1E, WPU 10 MUX 52 GPIO46 10 VDD3P3_CPU 1E, WPD 1E, WPD 10 MUX 53 XTAL_N Analog 10 XTAL_N Analog 10 MUX 10 MUX 51 GPIO45 10 VDD3P3_CPU 1E, WPD 1E, WPD 10 MUX 51 GPIO45 10 VDD3P3_CPU 1E, WPD 1E, WPD 10 MUX 52 GPIO46 10 VDD3P3_CPU 1E, WPD 1E, WPD 10 MUX 53 XTAL_N Analog 10 MUX 10 MUX 10 MUX 54 MTDA MTANOR 10 MUX 10 MUX 10 MUX 55 MTAL_N Analog 10 MUX 10 MUX 10 MUX 55 MTAL_N Analog 10 MUX 10 MUX 10 MUX 10 MUX 50 MTAL_N Analog 10 MUX	28	SPICS1	10	VDD_SPI	IE, WPU	IE, WPU	IO MUX		
SPIWP	29	VDD_SPI	Power						
SPICSO	30	SPIHD	10	VDD_SPI	IE, WPU	IE, WPU	IO MUX		
33 SPICLK IO VDD_SPI IE, WPU IE, WPU IO MUX 34 SPIQ IO VDD_SPI IE, WPU IE, WPU IO MUX 35 SPID IO VDD_SPI IE, WPU IE, WPU IO MUX 36 SPICLK_N IO VDD_SPI / VDD3P3_CPU IE IE IO MUX 37 SPICLK_P IO VDD_SPI / VDD3P3_CPU IE IE IO MUX 38 GPIO33 IO VDD_SPI / VDD3P3_CPU IE IE IO MUX 39 GPIO34 IO VDD_SPI / VDD3P3_CPU IE IO MUX 40 GPIO35 IO VDD_SPI / VDD3P3_CPU IE IO MUX 41 GPIO36 IO VDD_SPI / VDD3P3_CPU IE IO MUX 42 GPIO37 IO VDD_SPI / VDD3P3_CPU IE IO MUX 43 GPIO38 IO VDD3P3_CPU IE IO MUX 44 MTCK IO VDD3P3_CPU IE IO MUX 45 MTDO IO VDD3P3_CPU IE IO MUX 46 VDD3P3_CPU VDD3P3_CPU IE IO MUX 47 MTDI IO VDD3P3_CPU IE IO MUX 48 MTMS IO VDD3P3_CPU IE, WPU IE, WPU IO MUX 49 UOTXD IO VDD3P3_CPU IE, WPU IE, WPU IO MUX 50 UORXD IO VDD3P3_CPU IE, WPU IE, WPU IO MUX 51 GPIO45 IO VDD3P3_CPU IE, WPD IE, WPD IO MUX 52 GPIO46 IO VDD3P3_CPU IE, WPD IE, WPD IO MUX 53 XTAL_N Analog XTAL_N XTA	31	SPIWP	10	VDD_SPI	IE, WPU	IE, WPU	IO MUX		
SPIQ IO	32	SPICS0	10	VDD_SPI	IE, WPU	IE, WPU	IO MUX		
35 SPID IO VDD_SPI IE, WPU IE, WPU IO MUX 36 SPICLK_N IO VDD_SPI / VDD3P3_CPU IE IE IO MUX 37 SPICLK_P IO VDD_SPI / VDD3P3_CPU IE IE IO MUX 38 GPIO33 IO VDD_SPI / VDD3P3_CPU IE IE IO MUX 39 GPIO34 IO VDD_SPI / VDD3P3_CPU IE IO MUX 40 GPIO35 IO VDD_SPI / VDD3P3_CPU IE IO MUX 41 GPIO36 IO VDD_SPI / VDD3P3_CPU IE IO MUX 42 GPIO37 IO VDD_SPI / VDD3P3_CPU IE IO MUX 43 GPIO38 IO VDD3P3_CPU IE IO MUX 44 MTCK IO VDD3P3_CPU IE IO MUX 45 MTDO IO VDD3P3_CPU IE IO MUX 46 VDD3P3_CPU VIE IE IO MUX 47 MTDI IO VDD3P3_CPU IE IO MUX 48 MTMS IO VDD3P3_CPU IE IO MUX 49 UOTXD IO VDD3P3_CPU IE, WPU IE, WPU IO MUX 50 UORXD IO VDD3P3_CPU IE, WPU IE, WPU IO MUX 51 GPIO45 IO VDD3P3_CPU IE, WPD IE, WPD IO MUX 52 GPIO46 IO VDD3P3_CPU IE, WPD IE, WPD IO MUX 53 XTAL_N Analog III IO MUX 54 XTAL_N Analog III IO MUX 55 ATAL_N Analog III IO MUX 55 MTAL_N Analog III IO MUX 56 VDD3P3_CPU IE, WPD IE, WPD IO MUX 57 MTAL_N Analog III IO MUX 58 VDD3P3_CPU IE, WPD IE, WPD IO MUX 59 IO MUX III IO MUX 50 VDD3P3_CPU III III IO MUX 50 IO MUX III III III III III III III 50 VDD3P3_CPU III III III III III III III 50 VDD3P3_CPU III III III III III III III 50 VDD3P3_CPU III III III III III III III 50 VDD3P3_CPU III III III III III III III III 50 VDD3P3_CPU III III	33	SPICLK	10	VDD_SPI	IE, WPU	IE, WPU	IO MUX		
36 SPICLK_N IO VDD_SPI / VDD3P3_CPU IE IE IO MUX 37 SPICLK_P IO VDD_SPI / VDD3P3_CPU IE IE IO MUX 38 GPIO33 IO VDD_SPI / VDD3P3_CPU IE IO MUX 39 GPIO34 IO VDD_SPI / VDD3P3_CPU IE IO MUX 40 GPIO35 IO VDD_SPI / VDD3P3_CPU IE IO MUX 41 GPIO36 IO VDD_SPI / VDD3P3_CPU IE IO MUX 42 GPIO37 IO VDD3SP3_CPU IE IO MUX 43 GPIO38 IO VDD3P3_CPU IE IO MUX 44 MTCK IO VDD3P3_CPU IE IO MUX 45 MTDO IO VDD3P3_CPU IE IO MUX 46 VDD3P3_CPU IE IO MUX 48 MTMS IO VDD3P3_CPU IE, WPU IE, WPU 49 UOTXD IO VDD3P3_CPU IE, WPU <td>34</td> <td>SPIQ</td> <td>10</td> <td>VDD_SPI</td> <td>IE, WPU</td> <td>IE, WPU</td> <td>IO MUX</td> <td></td> <td></td>	34	SPIQ	10	VDD_SPI	IE, WPU	IE, WPU	IO MUX		
37 SPICLK_P IO VDD_SPI / VDD3P3_CPU IE IE IO MUX 38 GPIO33 IO VDD_SPI / VDD3P3_CPU IE IO MUX 39 GPIO34 IO VDD_SPI / VDD3P3_CPU IE IO MUX 40 GPIO35 IO VDD_SPI / VDD3P3_CPU IE IO MUX 41 GPIO36 IO VDD_SPI / VDD3P3_CPU IE IO MUX 42 GPIO37 IO VDD_SPI / VDD3P3_CPU IE IO MUX 43 GPIO38 IO VDD3P3_CPU IE IO MUX 44 MTCK IO VDD3P3_CPU IE IO MUX 45 MTDO IO VDD3P3_CPU IE IO MUX 46 VDD3P3_CPU Power IE IO MUX 48 MTMS IO VDD3P3_CPU IE IO MUX 49 UOTXD IO VDD3P3_CPU IE IO MUX 49 UOTXD IO VDD3P3_CPU IE, WPU IE, WPU IO MUX 50 UORXD IO VDD3P3_CPU IE, WPU IE, WPU IO MUX 51 GPIO45 IO VDD3P3_CPU IE, WPD IE, WPD IO MUX 52 GPIO46 IO VDD3P3_CPU IE, WPD IE, WPD IO MUX 53 XTAL_N Analog IO MUX 54 MTMS IO VDD3P3_CPU IE, WPD IO MUX 55 MIXAL_N Analog IE, WPD IE, WPD IO MUX 55 XTAL_N Analog III IO MUX 56 MIXAL_N Analog III IO MUX 57 MIXAL_N Analog III III III IO MUX 58 XTAL_N Analog III III	35	SPID	10	VDD_SPI	IE, WPU	IE, WPU	IO MUX		
38 GPIO33 IO VDD_SPI / VDD3P3_CPU IE IO MUX 39 GPIO34 IO VDD_SPI / VDD3P3_CPU IE IO MUX 40 GPIO35 IO VDD_SPI / VDD3P3_CPU IE IO MUX 41 GPIO36 IO VDD_SPI / VDD3P3_CPU IE IO MUX 42 GPIO37 IO VDD_SPI / VDD3P3_CPU IE IO MUX 43 GPIO38 IO VDD3P3_CPU IE IO MUX 44 MTCK IO VDD3P3_CPU IE IO MUX 45 MTDO IO VDD3P3_CPU IE IO MUX 46 VDD3P3_CPU IE IO MUX 47 MTDI IO VDD3P3_CPU IE IO MUX 48 MTMS IO VDD3P3_CPU IE IO MUX 49 UOTXD IO VDD3P3_CPU IE, WPU IE, WPU IO MUX 50 UORXD IO VDD3P3_CPU IE, WPU IE, WPU IO MUX 51 GPIO45 IO VDD3P3_CPU IE, WPD IE, WPD IO MUX 52 GPIO46 IO VDD3P3_CPU IE, WPD IE, WPD IO MUX 53 XTAL_N Analog IO MUX 54 MTAL_N Analog IO MUX 55 IO MUX IE, WPD IE, WPD IO MUX 55 XTAL_N Analog IO MUX 56 Analog IO MUX IE, WPD IO MUX 57 MTAL_N Analog IIE, WPD IIE, WPD IO MUX 58 MTAL_N Analog IIE, WPD IIE, WPD IO MUX 59 MTAL_N Analog IIE, WPD IIE, WPD IO MUX 50 MUX IIE IO MUX 60 MUX IIE IO MUX 70 MUX IIE IO MUX 70	36	SPICLK_N	10	VDD_SPI / VDD3P3_CPU	IE	IE	IO MUX		
39 GPIO34 IO VDD_SPI / VDD3P3_CPU IE IO MUX 40 GPIO35 IO VDD_SPI / VDD3P3_CPU IE IO MUX 41 GPIO36 IO VDD_SPI / VDD3P3_CPU IE IO MUX 42 GPIO37 IO VDD_SPI / VDD3P3_CPU IE IO MUX 43 GPIO38 IO VDD3P3_CPU IE IO MUX 44 MTCK IO VDD3P3_CPU IE IO MUX 45 MTDO IO VDD3P3_CPU IE IO MUX 46 VDD3P3_CPU Power IE IO MUX 47 MTDI IO VDD3P3_CPU IE IO MUX 48 MTMS IO VDD3P3_CPU IE IO MUX 49 UOTXD IO VDD3P3_CPU IE, WPU IE, WPU IO MUX 50 UORXD IO VDD3P3_CPU IE, WPU IE, WPU IO MUX 51 GPIO45 IO VDD3P3_CPU IE, WPD IE, WPD IO MUX 52 GPIO46 IO VDD3P3_CPU IE, WPD IE, WPD IO MUX 53 XTAL_N Analog IO MUX IE, WPD IO MUX 50 VDD3P3_CPU IE, WPD IE, WPD IO MUX 51 GPIO46 IO VDD3P3_CPU IE, WPD IE, WPD IO MUX 52 GPIO46 IO VDD3P3_CPU IE, WPD IE, WPD IO MUX 53 XTAL_N Analog IO MUX II 54 VDD3P3_CPU IE, WPD IE, WPD IO MUX 55 VTAL_N Analog II 56 VDD3P3_CPU IE, WPD IE, WPD IO MUX 57 VDD3P3_CPU IE, WPD IE, WPD IO MUX 58 VTAL_N Analog II 59 VDD3P3_CPU IE, WPD IE, WPD IO MUX 50 VDD3P3_CPU IE, WPD IO MUX 50 VDD3P3_C	37	SPICLK_P	10	VDD_SPI / VDD3P3_CPU	IE	IE	IO MUX		
40 GPIO35 IO VDD_SPI / VDD3P3_CPU IE IO MUX 41 GPIO36 IO VDD_SPI / VDD3P3_CPU IE IO MUX 42 GPIO37 IO VDD_SPI / VDD3P3_CPU IE IO MUX 43 GPIO38 IO VDD3P3_CPU IE IO MUX 44 MTCK IO VDD3P3_CPU IE IO MUX 45 MTDO IO VDD3P3_CPU IE IO MUX 46 VDD3P3_CPU Power 47 MTDI IO VDD3P3_CPU IE IO MUX 48 MTMS IO VDD3P3_CPU IE IO MUX 49 UOTXD IO VDD3P3_CPU IE, WPU IE, WPU IO MUX 50 UORXD IO VDD3P3_CPU IE, WPU IE, WPU IO MUX 51 GPIO45 IO VDD3P3_CPU IE, WPD IE, WPD IO MUX 52 GPIO46 IO VDD3P3_CPU IE, WPD IE, WPD IO MUX 53 XTAL_N Analog III XTAL_N Analog 51 GPIO45 IO VDD3P3_CPU IE, WPD IE, WPD IO MUX 53 XTAL_N Analog III XTAL_N Analog 54 IO MUX III III III III III III III 55 III III III III III III III III 56 III III III III III III III III 57 III III III III III III III 58 IO MUX III III III III III 50 III III III III III III III III 50 III III III III III III III 50 III III III III III III III 50 III III III III III III III III 50 III III III III III III III III III 50 III II	38	GPIO33	10	VDD_SPI / VDD3P3_CPU IE		IE	IO MUX		
41 GPIO36 IO VDD_SPI / VDD3P3_CPU IE IO MUX 42 GPIO37 IO VDD_SPI / VDD3P3_CPU IE IO MUX 43 GPIO38 IO VDD3P3_CPU IE IO MUX 44 MTCK IO VDD3P3_CPU IE IO MUX 45 MTDO IO VDD3P3_CPU IE IO MUX 46 VDD3P3_CPU IE IO MUX 47 MTDI IO VDD3P3_CPU IE IO MUX 48 MTMS IO VDD3P3_CPU IE, WPU IO MUX 49 UOTXD IO VDD3P3_CPU IE, WPU IO MUX 50 UORXD IO VDD3P3_CPU IE, WPU IO MUX 51 GPIO45 IO VDD3P3_CPU IE, WPD IO MUX 52 GPIO46 IO VDD3P3_CPU IE, WPD IE, WPD IO MUX 53 XTAL_N Analog	39	GPIO34	10	VDD_SPI / VDD3P3_CPU	DD_SPI / VDD3P3_CPU IE IO MUX				
42 GPIO37 IO VDD_SPI / VDD3P3_CPU IE IO MUX 43 GPIO38 IO VDD3P3_CPU IE IO MUX 44 MTCK IO VDD3P3_CPU IE IO MUX 45 MTDO IO VDD3P3_CPU IE IO MUX 46 VDD3P3_CPU IE IO MUX 47 MTDI IO VDD3P3_CPU IE IO MUX 48 MTMS IO VDD3P3_CPU IE, WPU IE, WPU IO MUX 49 UOTXD IO VDD3P3_CPU IE, WPU IE, WPU IO MUX 50 UORXD IO VDD3P3_CPU IE, WPU IE, WPD IO MUX 51 GPIO45 IO VDD3P3_CPU IE, WPD IE, WPD IO MUX 52 GPIO46 IO VDD3P3_CPU IE, WPD IE, WPD IO MUX 53 XTAL_N Analog	40	GPIO35	10	VDD_SPI / VDD3P3_CPU		IE	IO MUX		
43 GPIO38 IO VDD3P3_CPU IE IO MUX 44 MTCK IO VDD3P3_CPU IE 8 IO MUX 45 MTDO IO VDD3P3_CPU IE IO MUX 46 VDD3P3_CPU IE IO MUX 47 MTDI IO VDD3P3_CPU IE IO MUX 48 MTMS IO VDD3P3_CPU IE, WPU IE, WPU IO MUX 49 UOTXD IO VDD3P3_CPU IE, WPU IE, WPU IO MUX 50 UORXD IO VDD3P3_CPU IE, WPD IO MUX 51 GPIO45 IO VDD3P3_CPU IE, WPD IE, WPD IO MUX 52 GPIO46 IO VDD3P3_CPU IE, WPD IE, WPD IO MUX 53 XTAL_N Analog	41	GPIO36	10	VDD_SPI / VDD3P3_CPU IE IG		IO MUX			
44 MTCK IO VDD3P3_CPU IE 8 IO MUX 45 MTDO IO VDD3P3_CPU IE IO MUX 46 VDD3P3_CPU IE IO MUX 47 MTDI IO VDD3P3_CPU IE IO MUX 48 MTMS IO VDD3P3_CPU IE, WPU IE, WPU IO MUX 49 UOTXD IO VDD3P3_CPU IE, WPU IE, WPU IO MUX 50 UORXD IO VDD3P3_CPU IE, WPU IE, WPD IO MUX 51 GPIO45 IO VDD3P3_CPU IE, WPD IE, WPD IO MUX 52 GPIO46 IO VDD3P3_CPU IE, WPD IE, WPD IO MUX 53 XTAL_N Analog	42	GPIO37	10	VDD_SPI / VDD3P3_CPU		IE	IO MUX		
45 MTDO IO VDD3P3_CPU IE IO MUX 46 VDD3P3_CPU Power IE IO MUX 47 MTDI IO VDD3P3_CPU IE IO MUX 48 MTMS IO VDD3P3_CPU IE, WPU IE, WPU IO MUX 49 UOTXD IO VDD3P3_CPU IE, WPU IE, WPU IO MUX 50 UORXD IO VDD3P3_CPU IE, WPD IE, WPD IO MUX 51 GPIO45 IO VDD3P3_CPU IE, WPD IE, WPD IO MUX 52 GPIO46 IO VDD3P3_CPU IE, WPD IE, WPD IO MUX 53 XTAL_N Analog	43	GPIO38	IO	VDD3P3_CPU			IO MUX		
46 VDD3P3_CPU Power IE IO MUX 47 MTDI IO VDD3P3_CPU IE IO MUX 48 MTMS IO VDD3P3_CPU IE, WPU IE, WPU IO MUX 49 UOTXD IO VDD3P3_CPU IE, WPU IE, WPU IO MUX 50 UORXD IO VDD3P3_CPU IE, WPU IE, WPD IO MUX 51 GPIO45 IO VDD3P3_CPU IE, WPD IE, WPD IO MUX 52 GPIO46 IO VDD3P3_CPU IE, WPD IE, WPD IO MUX 53 XTAL_N Analog	44	MTCK	IO	VDD3P3_CPU		IE ⁸	IO MUX		
47 MTDI IO VDD3P3_CPU IE IO MUX 48 MTMS IO VDD3P3_CPU IE IO MUX 49 UOTXD IO VDD3P3_CPU IE, WPU IE, WPU IO MUX 50 UORXD IO VDD3P3_CPU IE, WPU IE, WPU IO MUX 51 GPIO45 IO VDD3P3_CPU IE, WPD IE, WPD IO MUX 52 GPIO46 IO VDD3P3_CPU IE, WPD IE, WPD IO MUX 53 XTAL_N Analog	45	MTDO	10	VDD3P3_CPU		IE	IO MUX		
48 MTMS IO VDD3P3_CPU IE IO MUX 49 UOTXD IO VDD3P3_CPU IE, WPU IE, WPU IO MUX 50 UORXD IO VDD3P3_CPU IE, WPU IE, WPU IO MUX 51 GPIO45 IO VDD3P3_CPU IE, WPD IE, WPD IO MUX 52 GPIO46 IO VDD3P3_CPU IE, WPD IE, WPD IO MUX 53 XTAL_N Analog	46	VDD3P3_CPU	Power						
49 UOTXD IO VDD3P3_CPU IE, WPU IE, WPU IO MUX 50 UORXD IO VDD3P3_CPU IE, WPU IE, WPU IO MUX 51 GPIO45 IO VDD3P3_CPU IE, WPD IE, WPD IO MUX 52 GPIO46 IO VDD3P3_CPU IE, WPD IE, WPD IO MUX 53 XTAL_N Analog	47	MTDI	IO	VDD3P3_CPU		IE	IO MUX		
50 UORXD IO VDD3P3_CPU IE, WPU IE, WPU IO MUX 51 GPIO45 IO VDD3P3_CPU IE, WPD IE, WPD IO MUX 52 GPIO46 IO VDD3P3_CPU IE, WPD IE, WPD IO MUX 53 XTAL_N Analog III	48	MTMS	IO	VDD3P3_CPU		IE	IO MUX		
51 GPIO45 IO VDD3P3_CPU IE, WPD IE, WPD IO MUX 52 GPIO46 IO VDD3P3_CPU IE, WPD IE, WPD IO MUX 53 XTAL_N Analog IIE, WPD IIE, WPD IIE, WPD	49	UOTXD	IO	VDD3P3_CPU	IE, WPU	IE, WPU	IO MUX		
52 GPIO46 IO VDD3P3_CPU IE, WPD IE, WPD IO MUX 53 XTAL_N Analog IIII. IIIII. IIII. IIII. <t< td=""><td>50</td><td>UORXD</td><td>IO</td><td>VDD3P3_CPU</td><td>IE, WPU</td><td>IE, WPU</td><td>IO MUX</td><td></td><td></td></t<>	50	UORXD	IO	VDD3P3_CPU	IE, WPU	IE, WPU	IO MUX		
53 XTAL_N Analog	51	GPIO45	10	VDD3P3_CPU	IE, WPD	IE, WPD	IO MUX		
	52	GPIO46	IO	VDD3P3_CPU	IE, WPD	IE, WPD	IO MUX		
54 XTAL_P Analog	53	XTAL_N	Analog						
	54	XTAL_P	Analog						
55 VDDA Power	55	VDDA	Power						
56 VDDA Power	56	VDDA	Power						
57 GND Power	57	GND	Power						

^{1.} For more information, see respective sections below. Alternatively, see Appendix A – ESP32-S3 Consolidated Pin Overview.

^{2.} **Bold** marks the pin function set in which a pin has its default function in the default boot mode. For more information about the boot mode, see Section 3.1 *Chip Boot Mode Control*.

^{3.} In column **Pin Providing Power**, regarding pins powered by VDD_SPI:

Power actually comes from the internal power rail supplying power to VDD_SPI. For details, see Section 2.5.2 Power Scheme

 $^{4. \ \ \}text{In column Pin Providing Power}, \ \text{regarding pins powered by VDD3P3_CPU / VDD_SPI:} \\$

- Pin Providing Power (either VDD3P3_CPU or VDD_SPI) is decided by eFuse bit EFUSE_PIN_POWER_SELECTION (see
 <u>ESP32-S3 Technical Reference Manual</u> > Chapter eFuse Controller) and can be configured via the
 IO_MUX_PAD_POWER_CTRL bit (see <u>ESP32-S3 Technical Reference Manual</u> > Chapter IO MUX and GPIO pins).
- 5. For ESP32-S3R8V chip, as the VDD_SPI voltage has been set to 1.8 V, the working voltage for pins SPICLK_N and SPICLK_P (GPIO47 and GPIO48) would also be 1.8 V, which is different from other GPIOs.
- 6. The default drive strengths for each pin are as follows:
 - GPI017 and GPI018: 10 mA
 - GPIO19 and GPIO20: 40 mA
 - All other pins: 20 mA
- 7. Column Pin Settings shows predefined settings at reset and after reset with the following abbreviations:
 - IE input enabled
 - WPU internal weak pull-up resistor enabled
 - WPD internal weak pull-down resistor enabled
 - USB_PU USB pull-up resistor enabled
 - By default, the USB function is enabled for USB pins (i.e., GPIO19 and GPIO20), and the pin pull-up is decided by the
 USB pull-up. The USB pull-up is controlled by USB_SERIAL_JTAG_DP/DM_PULLUP and the pull-up resistor value is
 controlled by USB_SERIAL_JTAG_PULLUP_VALUE. For details, see <u>ESP32-S3 Technical Reference Manual</u> > Chapter
 USB Serial/JTAG Controller).
 - When the USB function is disabled, USB pins are used as regular GPIOs and the pin's internal weak pull-up and pull-down resistors are disabled by default (configurable by IO_MUX_FUN_WPU/WPD). For details, see ESP32-S3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix.
- 8. Depends on the value of EFUSE_DIS_PAD_JTAG
 - 0 WPU is enabled
 - 1 pin floating

Some pins have glitches during power-up. See details in Table 2-2.

Table 2-2. Power-Up Glitches on Pins

Pin	Glitch ¹	Typical Time Period (μs)
GPI01	Low-level glitch	60
GPI02	Low-level glitch	60
GPIO3	Low-level glitch	60
GPIO4	Low-level glitch	60
GPI05	Low-level glitch	60
GPI06	Low-level glitch	60
GPI07	Low-level glitch	60
GPI08	Low-level glitch	60
GPIO9	Low-level glitch	60
GPI010	Low-level glitch	60
GPI011 Low-level glitch		60
GPIO12	Low-level glitch	60
GPI013 Low-level glitch		60
GPIO14	Low-level glitch	60
XTAL_32K_P	Low-level glitch	60
XTAL_32K_N	Low-level glitch	60
GPIO17	Low-level glitch	60

Table 2-2 - cont'd from previous page

Pin	Glitch ¹	Typical Time Period (µs)
GPIO18	Low-level glitch	60
GFIOIO	High-level glitch	60
GPI019	Low-level glitch	60
GPIOIS	High-level glitch ²	60
GPIO20	Pull-down glitch	60
GPIUZU	High-level glitch ²	60

¹ Low-level glitch: the pin is at a low level output status during the time period; High-level glitch: the pin is at a high level output status during the time period; Pull-down glitch: the pin is at an internal weak pulled-down status during the time period; Pull-up glitch: the pin is at an internal weak pulled-up status during the time period. Please refer to Table 5-4 DC Characteristics (3.3 V, 25 °C) for detailed parameters about low/high-level and pull-down/up.

² GPIO19 and GPIO20 pins both have two high-level glitches during chip power-up, each lasting for about 60 μ s. The total duration for the glitches and the delay are 3.2 ms and 2 ms respectively for GPIO19 and GPIO20.

2.3 **IO Pins**

2.3.1 **IO MUX Functions**

The IO MUX allows multiple input/output signals to be connected to a single input/output pin. Each IO pin of ESP32-S3 can be connected to one of the five signals (IO MUX functions, i.e., FO-F4), as listed in Table 2-4 IO MUX Pin Functions.

Among the five sets of signals:

- Some are routed via the GPIO Matrix (GPIO0, GPIO1, etc.), which incorporates internal signal routing circuitry for mapping signals programmatically. It gives the pin access to almost any peripheral signals. However, the flexibility of programmatic mapping comes at a cost as it might affect the latency of routed signals. For details about connecting to peripheral signals via GPIO Matrix, see ESP32-S3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix.
- Some are directly routed from certain peripherals (UOTXD, MTCK, etc.), including UARTO/1, JTAG, SPIO/1, and SPI2 - see Table 2-3 Peripheral Signals Routed via IO MUX.

Table 2-3. Peripheral Signals Routed via IO MUX

Pin Function	Signal	Description
UTXD	Transmit data	
URXD	Receive data	UARTO/1 interface
URTS	Request to send	OARTO/Tillellace
UCTS	Clear to send	
MTCK	Test clock	
MTDO	Test Data Out	JTAG interface for debugging
MTDI	Test Data In	3 TAG Interface for debugging
MTMS	Test Mode Select	
SPIQ	Data out	
SPID	Data in	SPIO/1 interface (powered by VDD_SPI) for connection to in-package or
SPIHD	Hold	off-package flash/PSRAM via the SPI bus. It supports 1-, 2-, 4-line SPI
SPIWP	Write protect	modes. See also Section 2.6 Pin Mapping Between Chip and
SPICLK	Clock	Flash/PSRAM
SPICS	Chip select	
SPIIO	Data	SPIO/1 interface (powered by VDD_SPI or VDD3P3_CPU) for the higher
SPIDQS	Data strobe/data mask	4 bits data line interface and DQS interface in 8-line SPI mode
SPICLK_N_DIFF	Negative clock signal	Differential clock negative/positive for the SPI bus
SPICLK_P_DIFF	Positive clock signal	
SUBSPIQ	Data out	
SUBSPID	Data in	SPIO/1 interface (powered by VDD3P3_RTC or VDD3V3_CPU) for
SUBSPIHD	Hold	connection to in-package or off-package flash/PSRAM via the SUBSPI
SUBSPIWP	Write protect	bus. It supports 1-, 2-, 4-line SPI modes
SUBSPICLK	Clock	Dus. It supports 1-, 2-, 4-IIIIe of I IIIOues
SUBSPICS	Chip select	
SUBSPICLK_N_DIFF	Negative clock signal	Differential clock negative/positive for the SUBSPI bus
SUBSPICLK_P_DIFF	Positive clock signal	

Table 2-3 – cont'd from previous page

Pin Function	Signal	Description
FSPIQ	Data out	
FSPID	Data in	
FSPIHD	Hold	SPI2 interface for fast SPI connection. It supports 1-, 2-, 4-line SPI
FSPIWP	Write protect	modes
FSPICLK	Clock	
FSPICS0	Chip select	
FSPIIO	Data	The higher 4 bits data line interface and DQS interface for SPI2 interface
FSPIDQS	Data strobe/data mask	in 8-line SPI mode
CLK_OUT	Clock output	Output clock signals generated by the chip's internal components

Table 2-4 IO MUX Pin Functions shows the IO MUX functions of IO pins.

Table 2-4. IO MUX Pin Functions

Pin	IO MUX /					IO MUX Fur	nct	tion ^{1, 2,}	3			
No.	GPIO Name ²	FO	Type ³	F1	Туре	F2		Туре	F3	Туре	F4	Туре
5	GPI00	GPI00	I/O/T	GPI00	I/O/T							
6	GPIO1	GPI01	I/O/T	GPI01	I/O/T							
7	GPIO2	GPIO2	I/O/T	GPI02	I/O/T							
8	GPIO3	GPIO3	I/O/T	GPI03	I/O/T							
9	GPIO4	GPIO4	I/O/T	GPIO4	I/O/T							
10	GPI05	GPI05	I/O/T	GPI05	I/O/T							
11	GPIO6	GPI06	I/O/T	GPI06	I/O/T							
12	GPIO7	GPI07	I/O/T	GPI07	I/O/T					1d		
13	GPIO8	GPI08	I/O/T	GPI08	I/O/T				SUBSPICS1	O/T	4	lc
14	GPIO9	GPI09	I/O/T	GPI09	I/O/T	4	4g		SUBSPIHD	11/O/T	FSPIHD	I1/O/T
15	GPIO10	GPIO10	I/O/T	GPI010	I/O/T	FSPIIO4		11/O/T	SUBSPICSO	O/T	FSPICS0	I1/O/T
16	GPIO11	GPIO11	I/O/T	GPIO11	I/O/T	FSPIIO5		11/O/T	SUBSPID	11/O/T	FSPID	I1/O/T
17	GPIO12	GPIO12	I/O/T	GPIO12	I/O/T	FSPII06		11/O/T	SUBSPICLK	O/T	FSPICLK	I1/O/T
18	GPIO13	GPIO13	I/O/T	GPIO13	I/O/T	FSPII07		11/O/T	SUBSPIQ	I1/O/T	FSPIQ	I1/O/T
19	GPIO14	GPIO14	I/O/T	GPIO14	I/O/T	FSPIDQS		O/T	SUBSPIWP	I1/O/T	FSPIWP	I1/O/T
21	GPIO15	GPIO15	I/O/T	GPIO15	I/O/T	UORTS		0				
22	GPIO16	GPIO16	I/O/T	GPI016	I/O/T	UOCTS		I1				
23	GPIO17	GPIO17	I/O/T	GPIO17	I/O/T	U1TXD		0				
24	GPIO18	GPIO18	I/O/T	GPIO18	I/O/T	U1RXD		l1	CLK_OUT3	0		
25	GPIO19	GPIO19	I/O/T	GPIO19	I/O/T	U1RTS		0	CLK_OUT2	0		
26	GPI020	GPI020	I/O/T	GPI020	I/O/T	U1CTS		l1	CLK_OUT1	0		
27	GPIO21	GPIO21	I/O/T	GPIO21	I/O/T							

IO MUX Function 1, 2, 3 Pin IO MUX / **GPIO** Type ³ F4 No. FO F1 F2 F3 Туре Type Type Type Name 2 **GPI026** SPICS1 O/T **GPI026** I/O/T 28 30 **GPI027 SPIHD** 11/0/T GPI027 I/O/T **GPI028 SPIWP** GPIO28 I/O/T 31 11/0/T 32 **GPI029 SPICSO** O/T GPI029 I/O/T **GPI030** O/T GPI030 I/O/T 33 **SPICLK** GPIO31 34 **GPIO31 SPIQ** 11/0/T I/O/T **GPI032** SPID GPIO32 I/O/T 35 11/0/T **GPI033** GPIO33 FSPIHD SUBSPIHD SPIIO4 11/0/T 38 GPIO33 I/O/T I/O/T 11/0/T 11/0/T 39 GPIO34 **GPIO34** I/O/T GPIO34 I/O/T **FSPICSO** 11/0/T **SUBSPICSO** O/T SPII05 11/0/T **GPI035 GPI035 GPI035 FSPID** 11/0/T **SUBSPID** 11/0/T 40 I/O/T I/O/T 11/0/T SPII06 41 GPIO36 GPIO36 I/O/T **GPI036** I/O/T **FSPICLK** 11/0/T SUBSPICLK O/T SPII07 11/0/T GPIO37 GPIO37 SUBSPIQ **SPIDQS** 42 **GPIO37** I/O/T I/O/T **FSPIQ** 11/0/T 11/0/T 10/0/T GPIO38 I1/O/T SUBSPIWP **GPI038** I/O/T GPI038 I/O/T **FSPIWP** 11/0/T 43 44 GPI039 GPI039 I/O/T CLK OUT3 SUBSPICS1 O/T**MTCK** 11 0 **GPI040** 45 **MTDO** O/T GPIO40 I/O/T CLK_OUT2 0 47 **GPIO41** MTDI 11 GPIO41 I/O/T CLK_OUT1 0 48 **GPI042 MTMS** 11 GPI042 I/O/T **GPIO43** \bigcirc GPI043 I/O/T CLK OUT1 0 49 **UOTXD** 50 GPIO44 11 GPIO44 I/O/T CLK_OUT2 0 **UORXD** 51 **GPI045 GPIO45** I/O/T **GPI045** I/O/T **GPI046 GPI046** I/O/T GPI046 I/O/T 52 SPI **SUBSPI** 37 **GPIO47** O/T **GPI047** I/O/T O/T CLK P DIFF CLK P DIFF SPI SUBSPI **GPI048** 36 **GPI048** O/T I/O/T O/T CLK_N_DIFF CLK_N_DIFF

Table 2-4 - cont'd from previous page

- I1 input; if the pin is assigned a function other than F_n , the input signal of F_n is always 1.
- IO input; if the pin is assigned a function other than F_n , the input signal of F_n is always O.

2.3.2 RTC Functions

When the chip is in Deep-sleep mode, the IO MUX described in Section 2.3.1 *IO MUX Functions* will not work. That is where the RTC IO MUX comes in. It allows multiple input/output signals to be a single input/output pin in Deep-sleep mode, as the pin is connected to the RTC system and powered by VDD3P3_RTC.

RTC IO pins can be assigned to RTC functions. They can

- Either work as RTC GPIOs (RTC_GPIO0, RTC_GPIO1, etc.), connected to the ULP coprocessor
- Or connect to RTC peripheral signals (sar_i2c_scl_0, sar_i2c_sda_0, etc.) see Table 2-5 RTC Peripheral Signals Routed via RTC IO MUX

¹ **Bold** marks the default pin functions in the default boot mode. For more information about the boot mode, see Section 3.1 *Chip Boot Mode Control*.

² Regarding highlighted cells, see Section 2.3.4 Restrictions for GPIOs and RTC_GPIOs.

³ Each IO MUX function (Fn, $n = 0 \sim 4$) is associated with a type. The description of type is as follows:

[•] I - input. O - output. T - high impedance.

^{4a-4g} For detailed pin assignment of SPI, please refer to 4.2.1.5 Serial Peripheral Interface (SPI) > Pin Assignment.

Table 2-5. RTC Peripheral Signals Routed via RTC IO MUX

Pin Function	Signal	Description
sar_i2c_scl	Serial clock	RTC I2CO/1 interface
sar_i2c_sda	Serial data	KTO IZOO/TINIENIACE

Table 2-6 RTC Functions shows the RTC functions of RTC IO pins.

Table 2-6. RTC Functions

Pin	RTC	R	TC Fu	unctio	n ²
No.	IO Name ¹	FO	F1	F2	F3
5	RTC_GPIOO	RTC_GPIOO			sar_i2c_scl_0
6	RTC_GPI01	RTC_GPI01			sar_i2c_sda_0
7	RTC_GPI02	RTC_GPI02			sar_i2c_scl_1
8	RTC_GPIO3	RTC_GPIO3			sar_i2c_sda_1
9	RTC_GPIO4	RTC_GPIO4			
10	RTC_GPI05	RTC_GPI05			
11	RTC_GPI06	RTC_GPI06			
12	RTC_GPI07	RTC_GPI07			
13	RTC_GPI08	RTC_GPI08			
14	RTC_GPIO9	RTC_GPIO9			
15	RTC_GPIO10	RTC_GPI010			
16	RTC_GPIO11	RTC_GPIO11			
17	RTC_GPIO12	RTC_GPIO12			
18	RTC_GPIO13	RTC_GPIO13			
19	RTC_GPIO14	RTC_GPIO14			
21	RTC_GPIO15	RTC_GPIO15			
22	RTC_GPIO16	RTC_GPI016			
23	RTC_GPIO17	RTC_GPIO17			
24	RTC_GPIO18	RTC_GPIO18			
25	RTC_GPIO19	RTC_GPIO19			
26	RTC_GPIO20	RTC_GPIO20			
27	RTC_GPIO21	RTC_GPIO21			

¹ This column lists the RTC GPIO names, since RTC functions are configured with RTC GPIO registers that use RTC GPIO numbering.

2.3.3 Analog Functions

Some IO pins also have **analog functions**, for analog peripherals (such as ADC) in any power mode. Internal analog signals are routed to these analog functions, see Table 2-7 *Analog Signals Routed to Analog Functions*.

² Regarding highlighted cells, see Section 2.3.4 Restrictions for GPIOs and RTC_GPIOs.

Table 2-7. Analog Signals Routed to Analog Functions

Pin Function	Signal	Description
TOUCH	Touch sensor channel signal	Touch sensor interface
ADCCH	ADC1/2 channel signal	ADC1/2 interface
XTAL_32K_N	Negative clock signal	32 kHz external clock input/output
XTAL_32K_P	Positive clock signal	connected to ESP32-S3's oscillator
USB_D-	Data -	USB OTG and USB Serial/JTAG function
USB_D+	Data +	

Table 2-8 Analog Functions shows the analog functions of IO pins.

Table 2-8. Analog Functions

Pin	Analog	Analog Fu	nction 3
No.	IO Name ^{1, 2}	FO	F1
5	RTC_GPIO0		
6	RTC_GPI01	TOUCH1	ADC1_CHO
7	RTC_GPIO2	TOUCH2	ADC1_CH1
8	RTC_GPIO3	TOUCH3	ADC1_CH2
9	RTC_GPIO4	TOUCH4	ADC1_CH3
10	RTC_GPI05	TOUCH5	ADC1_CH4
11	RTC_GPI06	TOUCH6	ADC1_CH5
12	RTC_GPI07	TOUCH7	ADC1_CH6
13	RTC_GPI08	TOUCH8	ADC1_CH7
14	RTC_GPIO9	TOUCH9	ADC1_CH8
15	RTC_GPIO10	TOUCH10	ADC1_CH9
16	RTC_GPIO11	TOUCH11	ADC2_CHO
17	RTC_GPI012	TOUCH12	ADC2_CH1
18	RTC_GPIO13	TOUCH13	ADC2_CH2
19	RTC_GPIO14	TOUCH14	ADC2_CH3
21	RTC_GPIO15	XTAL_32K_P	ADC2_CH4
22	RTC_GPIO16	XTAL_32K_N	ADC2_CH5
23	RTC_GPIO17		ADC2_CH6
24	RTC_GPIO18		ADC2_CH7
25	RTC_GPIO19	USB_D-	ADC2_CH8
26	RTC_GPI020	USB_D+	ADC2_CH9
27	RTC_GPIO21		

¹ **Bold** marks the default pin functions in the default boot mode. For more information about the boot mode, see Section 3.1 *Chip Boot Mode Control*.

² This column lists the RTC GPIO names, since analog functions are configured with RTC GPIO registers that use RTC GPIO numbering.

³ Regarding highlighted cells, see Section 2.3.4 Restrictions for GPIOs and RTC_GPIOs.

Restrictions for GPIOs and RTC_GPIOs

All IO pins of ESP32-S3 have GPIO and some have RTC_GPIO pin functions. However, the IO pins are multiplexed and can be configured for different purposes based on the requirements. Some IOs have restrictions for usage. It is essential to consider the multiplexed nature and the limitations when using these IO pins.

In tables of this chapter, some pin functions are highlighted. The non-highlighted GPIO or RTC_GPIO pins are recommended for use first. If more pins are needed, the highlighted GPIOs or RTC_GPIOs should be chosen carefully to avoid conflicts with important pin functions.

The highlighted IO pins have the following important pin functions:

- GPIO allocated for communication with in-package flash/PSRAM and NOT recommended for other uses. For details, see Section 2.6 Pin Mapping Between Chip and Flash/PSRAM.
- GPIO no restrictions, unless the chip is connected to flash/PSRAM using 8-line SPI mode. For details, see Section 2.6 Pin Mapping Between Chip and Flash/PSRAM.
- GPIO have one of the following important functions:
 - Strapping pins need to be at certain logic levels at startup. See Section 3 Boot Configurations.
 - USB D+/- by default, connected to the USB Serial/JTAG Controller. To function as GPIOs, these pins need to be reconfigured via the IO_MUX_MCU_SEL bit (see ESP32-S3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix for details).
 - JTAG interface often used for debugging. See Table 2-4 IO MUX Pin Functions. To free these pins up, the pin functions USB_D+/- of the USB Serial/JTAG Controller can be used instead. See also Section 3.4 JTAG Signal Source Control.
 - UART interface often used for debugging. See Table 2-4 IO MUX Pin Functions.

See also Appendix A - ESP32-S3 Consolidated Pin Overview.

2.4 Analog Pins

Table 2-9. Analog Pins

Pin	Pin	Pin	Pin
No.	Name	Туре	Function
1	LNA_IN	1/0	Low Noise Amplifier (RF LNA) input/output signals
			High: on, enables the chip (powered up).
4	CHIP_PU	1	Low: off, disables the chip (powered down).
			Note: Do not leave the CHIP_PU pin floating.
53	XTAL_N	_	External clock input/output connected to chip's crystal or oscillator
54	XTAL_P	_	P/N means differential clock positive/negative.

Power Supply 2.5

2.5.1 Power Pins

The chip is powered via the power pins described in Table 2-10 Power Pins.

Table 2-10. Power Pins

Pin	Pin		Power Supply 1,2	
No.	Name	Direction	Power Domain / Other	IO Pins ⁵
2	VDD3P3	Input	Analog power domain	
3	VDD3P3	Input	Analog power domain	
20	VDD3P3_RTC	Input	RTC and part of Digital power domains	RTC IO
29	VDD_SPI 3,4	Input	In-package memory (backup power line)	
29	VDD_SFI	Output	In-package and off-package flash/PSRAM	SPI IO
46	VDD3P3_CPU	Input	Digital power domain	Digital IO
55	VDDA	Input	Analog power domain	
56	VDDA	Input	Analog power domain	
57	GND	_	External ground connection	

¹ See in conjunction with Section 2.5.2 Power Scheme.

2.5.2 Power Scheme

The power scheme is shown in Figure 2-2 ESP32-S3 Power Scheme.

The components on the chip are powered via voltage regulators.

Table 2-11. Voltage Regulators

Voltage Regulator	Output	Power Supply
Digital	1.1 V	Digital power domain
Low-power	1.1 V	RTC power domain
		Can be configured to power
Flash	1.8 V	in-package flash/PSRAM or
		off-package memory

² For recommended and maximum voltage and current, see Section 5.1 Absolute Maximum Ratings and Section 5.2 Recommended Power Supply Characteristics.

³ To configure VDD_SPI as input or output, see ESP32-S3 Technical Reference Manual > Chapter Low-power Management.

⁴ To configure output voltage, see Section 3.2 VDD_SPI Voltage Control and Section 5.3 VDD_SPI Output Characteristics.

⁵ RTC IO pins are those powered by VDD3P3_RTC and so on, as shown in Figure 2-2 ESP32-S3 Power Scheme. See also Table 2-1 Pin Overview > Column Pin Providing Power.

Figure 2-2. ESP32-S3 Power Scheme

2.5.3 Chip Power-up and Reset

Once the power is supplied to the chip, its power rails need a short time to stabilize. After that, CHIP_PU – the pin used for power-up and reset – is pulled high to activate the chip. For information on CHIP_PU as well as power-up and reset timing, see Figure 2-3 and Table 2-12.




Figure 2-3. Visualization of Timing Parameters for Power-up and Reset

Table 2-12. Description of Timing Parameters for Power-up and Reset

Parameter	Description	Min (μs)				
	Time reserved for the power rails of VDDA, VDD3P3,					
t_{STBL}	VDD3P3_RTC, and VDD3P3_CPU to stabilize before the CHIP_PU	50				
	pin is pulled high to activate the chip					
+	Time reserved for CHIP_PU to stay below V_{IL_nRST} to reset the	50				
t_{RST}	chip (see Table 5-4)					

Pin Mapping Between Chip and Flash/PSRAM 2.6

Table 2-13 lists the pin mapping between the chip and flash/PSRAM for all SPI modes.

For chip variants with in-package flash/PSRAM (see Table 1-1 ESP32-S3 Series Comparison), the pins allocated for communication with in-package flash/PSRAM can be identified depending on the SPI mode used.

For off-package flash/PSRAM, these are the recommended pin mappings.

For more information on SPI controllers, see also Section 4.2.1.5 Serial Peripheral Interface (SPI).

Notice:

It is not recommended to use the pins connected to flash/PSRAM for any other purposes.

Table 2-13. Pin Mapping Between Chip and In-package Flash/ PSRAM

Pin	Pin Name	Singl	e SPI	Dua	I SPI	Quad S	PI / QPI	Octal S	PI / OPI
No.		Flash	PSRAM	Flash	PSRAM	Flash	PSRAM	Flash	PSRAM
33	SPICLK	CLK	CLK	CLK	CLK	CLK	CLK	CLK	CLK
32	SPICSO 1	CS#		CS#		CS#		CS#	
28	SPICS1 ²		CE#		CE#		CE#		CE#
35	SPID	DI	SI/SIOO	DI	SI/SIOO	DI	SI/SIOO	DQO	DQO
34	SPIQ	DO	SO/SI01	DO	SO/SI01	DO	SO/SI01	DQ1	DQ1
31	SPIWP	WP#	SIO2	WP#	SIO2	WP#	SIO2	DQ2	DQ2
30	SPIHD	HOLD#	SIO3	HOLD#	SIO3	HOLD#	SIO3	DQ3	DQ3
38	GPIO33							DQ4	DQ4
39	GPIO34							DQ5	DQ5
40	GPIO35							DQ6	DQ6
41	GPIO36							DQ7	DQ7
42	GPIO37							DQS/DM	DQS/DM

¹ CSO is for in-package flash

² CS1 is for in-package PSRAM

3 Boot Configurations

The chip allows for configuring the following boot parameters through strapping pins and eFuse bits at power-up or a hardware reset, without microcontroller interaction.

• Chip boot mode

- Strapping pin: GPIOO and GPIO46

VDD_SPI voltage

- Strapping pin: GPIO45

- eFuse bit: EFUSE_VDD_SPI_FORCE and EFUSE_VDD_SPI_TIEH

· ROM message printing

- Strapping pin: GPIO46

- eFuse bit: EFUSE_UART_PRINT_CONTROL and EFUSE_DIS_USB_SERIAL_JTAG_ROM_PRINT

· JTAG signal source

- Strapping pin: GPIO3

- eFuse bit: EFUSE_DIS_PAD_JTAG, EFUSE_DIS_USB_JTAG, and EFUSE_STRAP_JTAG_SEL

The default values of all the above eFuse bits are 0, which means that they are not burnt. Given that eFuse is one-time programmable, once an eFuse bit is programmed to 1, it can never be reverted to 0. For how to program eFuse bits, please refer to ESP32-S3 Technical Reference Manual > Chapter eFuse Controller.

The default values of the strapping pins, namely the logic levels, are determined by pins' internal weak pull-up/pull-down resistors at reset if the pins are not connected to any circuit, or connected to an external high-impedance circuit.

Strapping PinDefault ConfigurationBit ValueGPIO0Weak pull-up1GPIO3Floating-GPIO45Weak pull-down0GPIO46Weak pull-down0

Table 3-1. Default Configuration of Strapping Pins

To change the bit values, the strapping pins should be connected to external pull-down/pull-up resistances. If the ESP32-S3 is used as a device by a host MCU, the strapping pin voltage levels can also be controlled by the host MCU.

All strapping pins have latches. At system reset, the latches sample the bit values of their respective strapping pins and store them until the chip is powered down or shut down. The states of latches cannot be changed in any other way. It makes the strapping pin values available during the entire chip operation, and the pins are freed up to be used as regular IO pins after reset.

The timing of signals connected to the strapping pins should adhere to the setup time and hold time specifications in Table 3-2 and Figure 3-1.

ParameterDescriptionMin (ms) t_{SU} Setup time is the time reserved for the power rails to stabilize before the CHIP_PU pin is pulled high to activate the chip.0Hold time is the time reserved for the chip to read the strapping pin values after CHIP_PU is already high and before these pins3

start operating as regular IO pins.

Table 3-2. Description of Timing Parameters for the Strapping Pins




Figure 3-1. Visualization of Timing Parameters for the Strapping Pins

3.1 Chip Boot Mode Control

GPIOO and GPIO46 control the boot mode after the reset is released. See Table 3-3 *Chip Boot Mode Control*.

Table 3-3. Chip Boot Mode Control

Boot Mode	GPI00	GPIO46
SPI Boot	1	Any value
Joint Download Boot ²	0	0

¹ **Bold** marks the default value and configuration.

- USB Download Boot:
 - USB-Serial-JTAG Download Boot
 - USB-OTG Download Boot
- UART Download Boot

In SPI Boot mode, the ROM bootloader loads and executes the program from SPI flash to boot the system.

² Joint Download Boot mode supports the following download methods:

In Joint Download Boot mode, users can download binary files into flash using UARTO or USB interface. It is also possible to download binary files into SRAM and execute it from SRAM.

In addition to SPI Boot and Joint Download Boot modes, ESP32-S3 also supports SPI Download Boot mode. For details, please see *ESP32-S3 Technical Reference Manual* > Chapter *Chip Boot Control*.

3.2 VDD_SPI Voltage Control

The required VDD_SPI voltage for the chips of the ESP32-S3 series can be found in Table 1-1 *ESP32-S3 Series Comparison*.

Depending on the value of EFUSE_VDD_SPI_FORCE, the voltage can be controlled in two ways.

VDD SPI power source 2 Voltage EFUSE_VDD_SPI_FORCE **GPI045** EFUSE_VDD_SPI_TIEH VDD3P3_RTC via R_{SPI} 3.3 V 0 0 Ignored Flash Voltage Regulator 1.8 V 1 Flash Voltage Regulator 1.8 V 0

1

Ignored

1

Table 3-4. VDD_SPI Voltage Control

3.3 ROM Messages Printing Control

During boot process the messages by the ROM code can be printed to:

3.3 V

- (Default) UARTO and USB Serial/JTAG controller
- USB Serial/JTAG controller

VDD3P3_RTC via R_{SPI}

UARTO

The ROM messages printing to UART or USB Serial/JTAG controller can be respectively disabled by configuring registers and eFuse. For detailed information, please refer to <u>ESP32-S3 Technical Reference Manual</u> > Chapter *Chip Boot Control*.

3.4 JTAG Signal Source Control

The strapping pin GPIO3 can be used to control the source of JTAG signals during the early boot process. This pin does not have any internal pull resistors and the strapping value must be controlled by the external circuit that cannot be in a high impedance state.

As Table 3-5 shows, GPIO3 is used in combination with EFUSE_DIS_PAD_JTAG, EFUSE_DIS_USB_JTAG, and EFUSE_STRAP_JTAG_SEL.

¹ **Bold** marks the default value and configuration.

² See Section 2.5.2 Power Scheme.

Table 3-5. JTAG Signal Source Control

JTAG Signal Source	EFUSE_DIS_PAD_JTAG	EFUSE_DIS_USB_JTAG	EFUSE_STRAP_JTAG_SEL	GPI03
	0	0	0	Ignored
USB Serial/JTAG Controller	0	0	1	1
	1	0	Ignored	Ignored
JTAG pins ²	0	0	1	0
JIAG PILIS	0	1	Ignored	Ignored
JTAG is disabled	1	1	Ignored	Ignored

 $^{^{\}rm 1}$ Bold marks the default value and configuration.

 $^{^{\}rm 2}$ JTAG pins refer to MTDI, MTCK, MTMS, and MTDO.

4 Functional Description

4.1 System

This section describes the core of the chip's operation, covering its microprocessor, memory organization, system components, and security features.

4.1.1 Microprocessor and Master

This subsection describes the core processing units within the chip and their capabilities.

4.1.1.1 CPU

ESP32-S3 has a low-power Xtensa® dual-core 32-bit LX7 microprocessor.

Feature List

- Five-stage pipeline that supports the clock frequency of up to 240 MHz
- 16-bit/24-bit instruction set providing high code density
- 32-bit customized instruction set and 128-bit data bus that provide high computing performance
- Support for single-precision floating-point unit (FPU)
- 32-bit multiplier and 32-bit divider
- Unbuffered GPIO instructions
- 32 interrupts at six levels
- Windowed ABI with 64 physical general registers
- Trace function with TRAX compressor, up to 16 KB trace memory
- JTAG for debugging

For information about the Xtensa® Instruction Set Architecture, please refer to Xtensa® Instruction Set Architecture (ISA) Summary.

4.1.1.2 Processor Instruction Extensions (PIE)

ESP32-S3 contains a series of new extended instruction set in order to improve the operation efficiency of specific AI and DSP (Digital Signal Processing) algorithms.

Feature List

- 128-bit new general-purpose registers
- 128-bit vector operations, e.g., complex multiplication, addition, subtraction, multiplication, shifting, comparison, etc
- Data handling instructions and load/store operation instructions combined
- Non-aligned 128-bit vector data

• Saturation operation

For details, see ESP32-S3 Technical Reference Manual > Chapter Processor Instruction Extensions.

4.1.1.3 Ultra-Low-Power Coprocessor (ULP)

The ULP coprocessor is designed as a simplified, low-power replacement of CPU in sleep modes. It can be also used to supplement the functions of the CPU in normal working mode. The ULP coprocessor and RTC memory remain powered up during the Deep-sleep mode. Hence, the developer can store a program for the ULP coprocessor in the RTC slow memory to access RTC GPIO, RTC peripheral devices, RTC timers and internal sensors in Deep-sleep mode.

ESP32-S3 has two ULP coprocessors, one based on RISC-V instruction set architecture (ULP-RISC-V) and the other on finite state machine (ULP-FSM). The clock of the coprocessors is the internal fast RC oscillator.

Feature List

- ULP-RISC-V:
 - Support for RV32IMC instruction set
 - Thirty-two 32-bit general-purpose registers
 - 32-bit multiplier and divider
 - Support for interrupts
 - Booted by the CPU, its dedicated timer, or RTC GPIO
- ULP-FSM:
 - Support for common instructions including arithmetic, jump, and program control instructions
 - Support for on-board sensor measurement instructions
 - Booted by the CPU, its dedicated timer, or RTC GPIO

Note:

Note that these two coprocessors cannot work simultaneously.

For details, see <u>ESP32-S3 Technical Reference Manual</u> > Chapter *ULP Coprocessor*.

4.1.1.4 GDMA Controller (GDMA)

ESP32-S3 has a general-purpose DMA controller (GDMA) with five independent channels for transmitting and another five independent channels for receiving. These ten channels are shared by peripherals that have DMA feature, and support dynamic priority.

The GDMA controller controls data transfer using linked lists. It allows peripheral-to-memory and memory-to-memory data transfer at a high speed. All channels can access internal and external RAM.

The ten peripherals on ESP32-S3 with DMA feature are SPI2, SPI3, UHCIO, I2SO, I2S1, LCD/CAM, AES, SHA, ADC, and RMT.

For details, see <u>ESP32-S3 Technical Reference Manual</u> > Chapter GDMA Controller.

Memory Organization 4.1.2

This subsection describes the memory arrangement to explain how data is stored, accessed, and managed for efficient operation.

Figure 4-1 illustrates the address mapping structure of ESP32-S3.




Figure 4-1. Address Mapping Structure

Note:

The memory space with gray background is not available to users.

4.1.2.1 Internal Memory

The internal memory of ESP32-S3 refers to the memory integrated on the chip die or in the chip package, including ROM, SRAM, eFuse, and flash.

Feature List

- 384 KB ROM: for booting and core functions
- 512 KB on-chip SRAM: for data and instructions, running at a configurable frequency of up to 240 MHz
- RTC FAST memory: 8 KB SRAM that supports read/write/instruction fetch by the main CPU (LX7 dual-core processor). It can retain data in Deep-sleep mode
- RTC SLOW Memory: 8 KB SRAM that supports read/write/instruction fetch by the main CPU (LX7 dual-core processor) or coprocessors. It can retain data in Deep-sleep mode
- 4 Kbit eFuse: 1792 bits are available for users, such as encryption key and device ID. See also Section 4.1.2.4 eFuse Controller
- In-package flash:
 - See flash size in Chapter 1 ESP32-S3 Series Comparison
 - More than 100,000 program/erase cycles
 - More than 20 years of data retention time
 - Clock frequency up to 80 MHz by default
- In-package PSRAM: See details in Table 1-1 ESP32-S3 Series Comparison

For details, see ESP32-S3 Technical Reference Manual > Chapter System and Memory.

4.1.2.2 External Flash and RAM

ESP32-S3 supports SPI, Dual SPI, Quad SPI, Octal SPI, QPI, and OPI interfaces that allow connection to multiple external flash and RAM.

The external flash and RAM can be mapped into the CPU instruction memory space and read-only data memory space. The external RAM can also be mapped into the CPU data memory space. ESP32-S3 supports up to 1 GB of external flash and RAM, and hardware encryption/decryption based on XTS-AES to protect users' programs and data in flash and external RAM.

Through high-speed caches, ESP32-S3 can support at a time up to:

- External flash or RAM mapped into 32 MB instruction space as individual blocks of 64 KB
- External RAM mapped into 32 MB data space as individual blocks of 64 KB. 8-bit, 16-bit, 32-bit, and 128-bit reads and writes are supported. External flash can also be mapped into 32 MB data space as individual blocks of 64 KB, but only supporting 8-bit, 16-bit, 32-bit and 128-bit reads.

Note:

After ESP32-S3 is initialized, firmware can customize the mapping of external RAM or flash into the CPU address space.

For details, see ESP32-S3 Technical Reference Manual > Chapter System and Memory.

4.1.2.3 Cache

ESP32-S3 has an instruction cache and a data cache shared by the two CPU cores. Each cache can be partitioned into multiple banks.

Feature List

- Instruction cache: 16 KB (one bank) or 32 KB (two banks)
 Data cache: 32 KB (one bank) or 64 KB (two banks)
- Instruction cache: four-way or eight-way set associative
 Data cache: four-way set associative
- Block size of 16 bytes or 32 bytes for both instruction cache and data cache
- Pre-load function
- Lock function
- Critical word first and early restart

For details, see ESP32-S3 Technical Reference Manual > Chapter System and Memory.

4.1.2.4 eFuse Controller

ESP32-S3 contains a 4-Kbit eFuse to store parameters, which are burned and read by an eFuse controller.

Feature List

- 4 Kbits in total, with 1792 bits reserved for users, e.g., encryption key and device ID
- One-time programmable storage
- Configurable write protection
- Configurable read protection
- Various hardware encoding schemes to protect against data corruption

For details, see ESP32-S3 Technical Reference Manual > Chapter eFuse Controller.

4.1.3 System Components

This subsection describes the essential components that contribute to the overall functionality and control of the system.

4.1.3.1 IO MUX and GPIO Matrix

The IO MUX and GPIO Matrix in the ESP32-S3 chip provide flexible routing of peripheral input and output signals to the GPIO pins. These peripherals enhance the functionality and performance of the chip by allowing the configuration of I/O, support for multiplexing, and signal synchronization for peripheral inputs.

Feature List

- GPIO Matrix:
 - A full-switching matrix between the peripheral input/output signals and the GPIO pins
 - 175 digital peripheral input signals can be sourced from the input of any GPIO pins
 - The output of any GPIO pins can be from any of the 184 digital peripheral output signals

- - Supports signal synchronization for peripheral inputs based on APB clock bus
 - Provides input signal filter
 - Supports sigma delta modulated output
 - Supports GPIO simple input and output

• IO MUX:

- Provides one configuration register IO_MUX_GPIOn_REG for each GPIO pin. The pin can be configured to
 - * perform GPIO function routed by GPIO matrix
 - * or perform direct connection bypassing GPIO matrix
- Supports some high-speed digital signals (SPI, JTAG, UART) bypassing GPIO matrix for better high-frequency digital performance (IO MUX is used to connect these pins directly to peripherals)
- RTC IO MUX:
 - Controls low power feature of 22 RTC GPIO pins
 - Controls analog functions of 22 RTC GPIO pins
 - Redirects 22 RTC input/output signals to RTC system

For details, see ESP32-S3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix.

4.1.3.2 Reset

ESP32-S3 provides four reset levels, namely CPU Reset, Core Reset, System Reset, and Chip Reset.

Feature List

- Support four reset levels:
 - CPU Reset: only resets CPUx core. CPUx can be CPU0 or CPU1 here. Once such reset is released, programs will be executed from CPUx reset vector. Each CPU core has its own reset logic. If CPU Reset is from CPUO, the sensitive registers will be reset, too.
 - Core Reset: resets the whole digital system except RTC, including CPU0, CPU1, peripherals, Wi-Fi, Bluetooth® LE (BLE), and digital GPIOs.
 - System Reset: resets the whole digital system, including RTC.
 - Chip Reset: resets the whole chip.
- Support software reset and hardware reset:
 - Software reset is triggered by CPUx configuring its corresponding registers. Refer to ESP32-S3 Technical Reference Manual > Chapter Low-power Management for more details.
 - Hardware reset is directly triggered by the circuit.

For details, see ESP32-S3 Technical Reference Manual > Chapter Reset and Clock.

4.1.3.3 Clock

CPU Clock

The CPU clock has three possible sources:

- External main crystal clock
- Internal fast RC oscillator (typically about 17.5 MHz, adjustable)
- PLL clock

The application can select the clock source from the three clocks above. The selected clock source drives the CPU clock directly, or after division, depending on the application. Once the CPU is reset, the default clock source would be the external main crystal clock divided by 2.

Note:

ESP32-S3 is unable to operate without an external main crystal clock.

RTC Clock

The RTC slow clock is used for RTC counter, RTC watchdog and low-power controller. It has three possible sources:

- External low-speed (32 kHz) crystal clock
- Internal slow RC oscillator (typically about 136 kHz, adjustable)
- Internal fast RC oscillator divided clock (derived from the internal fast RC oscillator divided by 256)

The RTC fast clock is used for RTC peripherals and sensor controllers. It has two possible sources:

- External main crystal clock divided by 2
- Internal fast RC oscillator (typically about 17.5 MHz, adjustable)

For details, see ESP32-S3 Technical Reference Manual > Chapter Reset and Clock.

4.1.3.4 Interrupt Matrix

The interrupt matrix embedded in ESP32-S3 independently allocates peripheral interrupt sources to the two CPUs' peripheral interrupts, to timely inform CPU0 or CPU1 to process the interrupts once the interrupt signals are generated.

Feature List

- 99 peripheral interrupt sources as input
- Generate 26 peripheral interrupts to CPUO and 26 peripheral interrupts to CPU1 as output.

Note that the remaining six CPU0 interrupts and six CPU1 interrupts are internal interrupts.

- Disable CPU non-maskable interrupt (NMI) sources
- Query current interrupt status of peripheral interrupt sources

For details, see ESP32-S3 Technical Reference Manual > Chapter Interrupt Matrix.

Power Management Unit (PMU) 4.1.3.5

ESP32-S3 has an advanced Power Management Unit (PMU). It can be flexibly configured to power up different power domains of the chip to achieve the best balance between chip performance, power consumption, and wakeup latency.

The integrated Ultra-Low-Power (ULP) coprocessors allow ESP32-S3 to operate in Deep-sleep mode with most of the power domains turned off, thus achieving extremely low-power consumption.

Configuring the PMU is a complex procedure. To simplify power management for typical scenarios, there are the following predefined power modes that power up different combinations of power domains:

- Active mode The CPU, RF circuits, and all peripherals are on. The chip can process data, receive, transmit, and listen.
- Modem-sleep mode The CPU is on, but the clock frequency can be reduced. The wireless connections can be configured to remain active as RF circuits are periodically switched on when required.
- Light-sleep mode The CPU stops running, and can be optionally powered on. The RTC peripherals, as well as the ULP coprocessor can be woken up periodically by the timer. The chip can be woken up via all wake up mechanisms: MAC, RTC timer, or external interrupts. Wireless connections can remain active. Some groups of digital peripherals can be optionally powered off.
- Deep-sleep mode Only RTC is powered on. Wireless connection data is stored in RTC memory.

For power consumption in different power modes, see Section 5.6 Current Consumption.

Figure 4-2 Components and Power Domains and the following Table 4-1 show the distribution of chip components between power domains and power subdomains.




Figure 4-2. Components and Power Domains

Table 4-1. Components and Power Domains

Power	RTC		Digita	Digital			Analog				
Domain		Optional			Optional	Wireless		RC_	XTAL		RF
Power		RTC		CPU	Digital	Digital		FAST_	CLK	PLL	Circuits
Mode		Periph			Periph	Circuits		CLK	CLK		Circuits
Active	ON	ON	ON	ON	ON	ON	ON	ON	ON	ON	ON
Modem-sleep	ON	ON	ON	ON	ON	ON ¹	ON	ON	ON	ON	OFF ²
Light-sleep	ON	ON	ON	OFF ¹	ON ¹	OFF ¹	ON	OFF	OFF	OFF	OFF ²
Deep-sleep	ON	ON	OFF	OFF	OFF	OFF	ON	OFF	OFF	OFF	OFF

¹ Configurable. See <u>ESP32-S3 Technical Reference Manual</u> > Chapter Low-power Management for more details.

² If Wireless Digital Circuits are on, RF circuits are periodically switched on when required by internal operation to keep active wireless connections running.

4.1.3.6 System Timer

ESP32-S3 integrates a 52-bit system timer, which has two 52-bit counters and three comparators.

Feature List

- Counters with a clock frequency of 16 MHz
- Three types of independent interrupts generated according to alarm value
- Two alarm modes: target mode and period mode
- 52-bit target alarm value and 26-bit periodic alarm value
- Read sleep time from RTC timer when the chip is awaken from Deep-sleep or Light-sleep mode
- Counters can be stalled if the CPU is stalled or in OCD mode

For details, see ESP32-S3 Technical Reference Manual > Chapter System Timer.

4.1.3.7 General Purpose Timers

ESP32-S3 is embedded with four 54-bit general-purpose timers, which are based on 16-bit prescalers and 54-bit auto-reload-capable up/down-timers.

Feature List

- 16-bit clock prescaler, from 2 to 65536
- 54-bit time-base counter programmable to be incrementing or decrementing
- Able to read real-time value of the time-base counter
- Halting and resuming the time-base counter
- Programmable alarm generation
- Timer value reload (Auto-reload at alarm or software-controlled instant reload)
- Level interrupt generation

For details, see <u>ESP32-S3 Technical Reference Manual</u> > Chapter Timer Group.

4.1.3.8 Watchdog Timers

ESP32-S3 contains three watchdog timers: one in each of the two timer groups (called Main System Watchdog Timers, or MWDT) and one in the RTC Module (called the RTC Watchdog Timer, or RWDT).

During the flash boot process, RWDT and the first MWDT are enabled automatically in order to detect and recover from booting errors.

Feature List

- Four stages:
 - Each with a programmable timeout value
 - Each stage can be configured, enabled and disabled separately

- Upon expiry of each stage:
 - Interrupt, CPU reset, or core reset occurs for MWDT
 - Interrupt, CPU reset, core reset, or system reset occurs for RWDT
- 32-bit expiry counter
- Write protection, to prevent RWDT and MWDT configuration from being altered inadvertently
- Flash boot protection: If the boot process from an SPI flash does not complete within a predetermined period of time, the watchdog will reboot the entire main system

For details, see <u>ESP32-S3 Technical Reference Manual</u> > Chapter Watchdog Timers.

4.1.3.9 XTAL32K Watchdog Timers

Interrupt and Wake-Up

When the XTAL32K watchdog timer detects the oscillation failure of XTAL32K_CLK, an oscillation failure interrupt RTC_XTAL32K_DEAD_INT (for interrupt description, please refer to ESP32-S3 Technical Reference Manual > Chapter Low-power Management) is generated. At this point, the CPU will be woken up if in Light-sleep mode or Deep-sleep mode.

BACKUP32K_CLK

Once the XTAL32K watchdog timer detects the oscillation failure of XTAL32K_CLK, it replaces XTAL32K_CLK with BACKUP32K_CLK (with a frequency of 32 kHz or so) derived from RTC_CLK as RTC's SLOW_CLK, so as to ensure proper functioning of the system.

For details, see ESP32-S3 Technical Reference Manual > Chapter XTAL32K Watchdog Timers.

4.1.3.10 Permission Control

In ESP32-S3, the Permission Control module is used to control access to the slaves (including internal memory, peripherals, external flash, and RAM). The host can access its slave only if it has the right permission. In this way, data and instructions are protected from illegitimate read or write.

The ESP32-S3 CPU can run in both Secure World and Non-secure World where independent permission controls are adopted. The Permission Control module is able to identify which World the host is running and then proceed with its normal operations.

Feature List

- Manage access to internal memory by:
 - CPU
 - CPU trace module
 - GDMA
- Manage access to external flash and RAM by:
 - MMU
 - SPI1

- GDMA
- CPU through Cache
- Manage access to peripherals, supporting
 - independent permission control for each peripheral
 - monitoring non-aligned access
 - access control for customized address range
- Integrate permission lock register
 - All permission registers can be locked with the permission lock register. Once locked, the permission register and the lock register cannot be modified, unless the CPU is reset.
- Integrate permission monitor interrupt
 - In case of illegitimate access, the permission monitor interrupt will be triggered and the CPU will be informed to handle the interrupt.

For details, see ESP32-S3 Technical Reference Manual > Chapter Permission Control.

4.1.3.11 World Controller

ESP32-S3 can divide the hardware and software resources into a Secure World and a Non-Secure World to prevent sabotage or access to device information. Switching between the two worlds is performed by the World Controller.

Feature List

- Control of the CPU switching between secure and non-secure worlds
- Control of 15 DMA peripherals switching between secure and non-secure worlds
- Record of CPU's world switching logs
- Shielding of the CPU's NMI interrupt

For details, see ESP32-S3 Technical Reference Manual > Chapter World Controller.

4.1.3.12 System Registers

ESP32-S3 system registers can be used to control the following peripheral blocks and core modules:

- System and memory
- Clock
- Software Interrupt
- Low-power management
- Peripheral clock gating and reset
- CPU Control

For details, see <u>ESP32-S3 Technical Reference Manual</u> > Chapter System Registers.

Cryptography and Security Component

This subsection describes the security features incorporated into the chip, which safeguard data and operations.

4.1.4.1 SHA Accelerator

ESP32-S3 integrates an SHA accelerator, which is a hardware device that speeds up SHA algorithm significantly.

Feature List

- All the hash algorithms introduced in FIPS PUB 180-4 Spec.
 - SHA-1
 - SHA-224
 - SHA-256
 - SHA-384
 - SHA-512
 - SHA-512/224
 - SHA-512/256
 - SHA-512/t
- Two working modes
 - Typical SHA
 - DMA-SHA
- interleaved function when working in Typical SHA working mode
- Interrupt function when working in DMA-SHA working mode

For details, see ESP32-S3 Technical Reference Manual > Chapter SHA Accelerator.

4.1.4.2 AES Accelerator

ESP32-S3 integrates an Advanced Encryption Standard (AES) Accelerator, which is a hardware device that speeds up AES algorithm significantly.

Feature List

- Typical AES working mode
 - AES-128/AES-256 encryption and decryption
- DMA-AES working mode
 - AES-128/AES-256 encryption and decryption
 - Block cipher mode
 - * ECB (Electronic Codebook)

- * CBC (Cipher Block Chaining)
- * OFB (Output Feedback)
- * CTR (Counter)
- * CFB8 (8-bit Cipher Feedback)
- * CFB128 (128-bit Cipher Feedback)
- Interrupt on completion of computation

For details, see *ESP32-S3 Technical Reference Manual* > Chapter AES Accelerator.

4.1.4.3 RSA Accelerator

The RSA Accelerator provides hardware support for high precision computation used in various RSA asymmetric cipher algorithms.

Feature List

- Large-number modular exponentiation with two optional acceleration options
- Large-number modular multiplication, up to 4096 bits
- Large-number multiplication, with operands up to 2048 bits
- Operands of different lengths
- Interrupt on completion of computation

For details, see ESP32-S3 Technical Reference Manual > Chapter RSA Accelerator.

4.1.4.4 Secure Boot

Secure Boot feature uses a hardware root of trust to ensure only signed firmware (with RSA-PSS signature) can be booted.

4.1.4.5 HMAC Accelerator

The Hash-based Message Authentication Code (HMAC) module computes Message Authentication Codes (MACs) using Hash algorithm and keys as described in RFC 2104.

Feature List

- Standard HMAC-SHA-256 algorithm
- Hash result only accessible by configurable hardware peripheral (in downstream mode)
- Compatible to challenge-response authentication algorithm
- Generates required keys for the Digital Signature (DS) peripheral (in downstream mode)
- Re-enables soft-disabled JTAG (in downstream mode)

For details, see ESP32-S3 Technical Reference Manual > Chapter HMAC Accelerator.

Digital Signature 4.1.4.6

A Digital Signature is used to verify the authenticity and integrity of a message using a cryptographic algorithm.

Feature List

- RSA Digital Signatures with key length up to 4096 bits
- Encrypted private key data, only decryptable by DS peripheral
- SHA-256 digest to protect private key data against tampering by an attacker

For details, see ESP32-S3 Technical Reference Manual > Chapter Digital Signature.

External Memory Encryption and Decryption 4.1.4.7

ESP32-S3 integrates an External Memory Encryption and Decryption module that complies with the XTS-AES standard.

Feature List

- General XTS-AES algorithm, compliant with IEEE Std 1619-2007
- Software-based manual encryption
- High-speed auto encryption, without software's participation
- High-speed auto decryption, without software's participation
- Encryption and decryption functions jointly determined by registers configuration, eFuse parameters, and boot mode

For details, see ESP32-S3 Technical Reference Manual > Chapter External Memory Encryption and Decryption.

4.1.4.8 **Clock Glitch Detection**

The Clock Glitch Detection module on ESP32-S3 monitors input clock signals from XTAL_CLK. If it detects a glitch with a width shorter than 3 ns, input clock signals from XTAL_CLK are blocked.

For details, see ESP32-S3 Technical Reference Manual > Chapter Clock Glitch Detection.

4.1.4.9 Random Number Generator

The random number generator (RNG) in ESP32-S3 generates true random numbers, which means random number generated from a physical process, rather than by means of an algorithm. No number generated within the specified range is more or less likely to appear than any other number.

For details, see ESP32-S3 Technical Reference Manual > Chapter Random Number Generator.

Peripherals 4.2

This section describes the chip's peripheral capabilities, covering connectivity interfaces and on-chip sensors that extend its functionality.

4.2.1 **Connectivity Interface**

This subsection describes the connectivity interfaces on the chip that enable communication and interaction with external devices and networks.

4.2.1.1 UART Controller

ESP32-S3 has three UART (Universal Asynchronous Receiver Transmitter) controllers, i.e., UARTO, UART1, and UART2, which support IrDA and asynchronous communication (RS232 and RS485) at a speed of up to 5 Mbps.

Feature List

- Three clock sources that can be divided
- Programmable baud rate
- 1024 x 8-bit RAM shared by TX FIFOs and RX FIFOs of the three UART controllers
- Full-duplex asynchronous communication
- Automatic baud rate detection of input signals
- Data bits ranging from 5 to 8
- Stop bits of 1, 1.5, 2, or 3 bits
- Parity bit
- Special character AT_CMD detection
- RS485 protocol
- IrDA protocol
- High-speed data communication using GDMA
- UART as wake-up source
- Software and hardware flow control

For details, see ESP32-S3 Technical Reference Manual > Chapter UART Controller.

Pin Assignment

- UARTO
 - The pins UOTXD and UORXD that are connected to transmit and receive signals are multiplexed with GPIO43 ~ GPIO44 via IO MUX, and can also be connected to any GPIO via the GPIO Matrix.
 - The pins UORTS and UOCTS that are connected to hardware flow control signals are multiplexed with GPI015 ~ GPI016, RTC_GPI015 ~ RTC_GPI016, XTAL_32K_P and XTAL_32K_N, and SAR ADC2 interface via IO MUX, and can also be connected to any GPIO via the GPIO Matrix.

- The pins UODTR and UODSR that are connected to hardware flow control signals can be chosen from any GPIO via the GPIO Matrix.

UART1

- The pins U1TXD and U1RXD that are connected to transmit and receive signals are multiplexed with GPI017 ~ GPI018, RTC GPI017 ~ RTC GPI018, and SAR ADC2 interface via IO MUX, and can also be connected to any GPIO via the GPIO Matrix.
- The pins U1RTS and U1CTS that are connected to hardware flow control signals are multiplexed with GPIO19 ~ GPIO20, RTC_GPIO19 ~ RTC_GPIO20, USB_D- and USB_D+ pins, and SAR ADC2 interface via IO MUX, and can also be connected to any GPIO via the GPIO Matrix.
- The pins U1DTR and U1DSR that are connected to hardware flow control signals can be chosen from any GPIO via the GPIO Matrix.
- UART2: The pins used can be chosen from any GPIO via the GPIO Matrix.

For more information about the pin assignment, see Section 2.3 IO Pins and ESP32-S3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix.

4.2.1.2 I2C Interface

ESP32-S3 has two I2C bus interfaces which are used for I2C master mode or slave mode, depending on the user's configuration.

Feature List

- Standard mode (100 kbit/s)
- Fast mode (400 kbit/s)
- Up to 800 kbit/s (constrained by SCL and SDA pull-up strength)
- 7-bit and 10-bit addressing mode
- Double addressing mode (slave addressing and slave register addressing)

The hardware provides a command abstraction layer to simplify the usage of the I2C peripheral.

For details, see ESP32-S3 Technical Reference Manual > Chapter I2C Controller.

Pin Assignment

For I2C, the pins used can be chosen from any GPIOs via the GPIO Matrix.

For more information about the pin assignment, see Section 2.3 IO Pins and ESP32-S3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix.

4.2.1.3 I2S Interface

ESP32-S3 includes two standard I2S interfaces. They can operate in master mode or slave mode, in full-duplex mode or half-duplex communication mode, and can be configured to operate with an 8-bit, 16-bit, 24-bit, or 32-bit resolution as an input or output channel. BCK clock frequency, from 10 kHz up to 40 MHz, is supported.

The I2S interface has a dedicated DMA controller. It supports TDM PCM, TDM MSB alignment, TDM LSB alignment, TDM Phillips, and PDM interface.

Pin Assignment

For I2S, the pins used can be chosen from any GPIOs via the GPIO Matrix.

For more information about the pin assignment, see Section 2.3 IO Pins and ESP32-S3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix.

4.2.1.4 LCD and Camera Controller

The LCD and Camera controller of ESP32-S3 consists of a LCD module and a camera module.

The LCD module is designed to send parallel video data signals, and its bus supports 8-bit ~ 16-bit parallel RGB, I8080, and MOTO6800 interfaces. These interfaces operate at 40 MHz or lower, and support conversion among RGB565, YUV422, YUV420, and YUV411.

The camera module is designed to receive parallel video data signals, and its bus supports an 8-bit ~ 16-bit DVP image sensor, with clock frequency of up to 40 MHz. The camera interface supports conversion among RGB565, YUV422, YUV420, and YUV411.

Pin Assignment

For LCD and Camera controller, the pins used can be chosen from any GPIOs via the GPIO Matrix.

For more information about the pin assignment, see Section 2.3 IO Pins and ESP32-S3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix.

4.2.1.5 Serial Peripheral Interface (SPI)

ESP32-S3 has the following SPI interfaces:

- SPIO used by ESP32-S3's GDMA controller and cache to access in-package or off-package flash/PSRAM
- SPI1 used by the CPU to access in-package or off-package flash/PSRAM
- SPI2 is a general purpose SPI controller with access to a DMA channel allocated by the GDMA controller
- SPI3 is a general purpose SPI controller with access to a DMA channel allocated by the GDMA controller

Feature List

- SPIO and SPI1:
 - Supports Single SPI, Dual SPI, Quad SPI, Octal SPI, QPI, and OPI modes
 - 8-line SPI mode supports single data rate (SDR) and double data rate (DDR)
 - Configurable clock frequency with a maximum of 120 MHz for 8-line SPI SDR/DDR modes
 - Data transmission is in bytes
- SPI2:
 - Supports operation as a master or slave

- Connects to a DMA channel allocated by the GDMA controller
- Supports Single SPI, Dual SPI, Quad SPI, Octal SPI, QPI, and OPI modes
- Configurable clock polarity (CPOL) and phase (CPHA)
- Configurable clock frequency
- Data transmission is in bytes
- Configurable read and write data bit order: most-significant bit (MSB) first, or least-significant bit (LSB) first
- As a master
 - * Supports 2-line full-duplex communication with clock frequency up to 80 MHz
 - * Full-duplex 8-line SPI mode supports single data rate (SDR) only
 - * Supports 1-, 2-, 4-, 8-line half-duplex communication with clock frequency up to 80 MHz
 - * Half-duplex 8-line SPI mode supports both single data rate (up to 80 MHz) and double data rate (up to 40 MHz)
 - * Provides six SPI_CS pins for connection with six independent SPI slaves
 - * Configurable CS setup time and hold time
- As a slave
 - * Supports 2-line full-duplex communication with clock frequency up to 60 MHz
 - * Supports 1-, 2-, 4-line half-duplex communication with clock frequency up to 60 MHz
 - * Full-duplex and half-duplex 8-line SPI mode supports single data rate (SDR) only

• SPI3:

- Supports operation as a master or slave
- Connects to a DMA channel allocated by the GDMA controller
- Supports Single SPI, Dual SPI, Quad SPI, and QPI modes
- Configurable clock polarity (CPOL) and phase (CPHA)
- Configurable clock frequency
- Data transmission is in bytes
- Configurable read and write data bit order: most-significant bit (MSB) first, or least-significant bit (LSB) first
- As a master
 - * Supports 2-line full-duplex communication with clock frequency up to 80 MHz
 - * Supports 1-, 2-, 4-line half-duplex communication with clock frequency up to 80 MHz
 - * Provides three SPI_CS pins for connection with three independent SPI slaves
 - * Configurable CS setup time and hold time
- As a slave

- Supports 2-line full-duplex communication with clock frequency up to 60 MHz
- * Supports 1-, 2-, 4-line half-duplex communication with clock frequency up to 60 MHz

For details, see ESP32-S3 Technical Reference Manual > Chapter SPI Controller.

Pin Assignment

- SPIO/1
 - Via IO MUX:
 - * Interface 4a (see Table 2-4) is multiplexed with GPIO26 ~ GPIO32 via IO MUX. When used in conjunction with 4b, it can operate as the lower 4 bits data line interface and the CLK, CSO, and CS1 interfaces in 8-line SPI mode.
 - * Interface 4b (see Table 2-4) is multiplexed with GPIO33 ~ GPIO37 and SPI interfaces 4e and 4f via IO MUX. When used in conjunction with 4a, it can operate as the higher 4 bits data line interface and DQS interface in 8-line SPI mode.
 - * Interface 4d (see Table 2-4) is multiplexed with GPIO8 ~ GPIO14, RTC_GPIO8 ~ RTC_GPIO14, Touch Sensor interface, SAR ADC interface, and SPI interfaces 4c and 4q via IO MUX. Note that the fast SPI2 interface will not be available.
 - * Interface 4e (see Table 2-4) is multiplexed with GPIO33 ~ GPIO39, JTAG MTCK interface, and SPI interfaces 4b and 4f via IO MUX. It is an alternative group of signal lines that can be used if SPIO/1 does not use 8-line SPI connection.
 - Via GPIO Matrix: The pins used can be chosen from any GPIOs via the GPIO Matrix.
- SPI2
 - Via IO MUX:
 - * Interface 4c (see Table 2-4) is multiplexed with GPIO9 ~ GPIO14, RTC GPIO9 ~ RTC GPIO14, Touch Sensor interface, SAR ADC interface, and SPI interfaces 4d and 4g via IO MUX. It is the SPI2 main interface for fast SPI connection.
 - * (not recommended) Interface 4f (see Table 2-4) is multiplexed with GPIO33 ~ GPIO38, SPI interfaces 4e and 4b via IO MUX. It is the alternative SPI2 interface if the main SPI2 is not available. Its performance is comparable to SPI2 via GPIO matrix, so use the GPIO matrix instead.
 - * (not recommended) Interface 4g (see Table 2-4) is multiplexed with GPIO10 ~ GPIO14, RTC_GPI010 ~ RTC_GPI014, Touch Sensor interface, SAR ADC interface, and SPI interfaces 4c and 4d via IO MUX. It is the alternative SPI2 interface signal lines for 8-line SPI connection.
 - Via GPIO Matrix: The pins used can be chosen from any GPIOs via the GPIO Matrix.
- SPI3: The pins used can be chosen from any GPIOs via the GPIO Matrix.

For more information about the pin assignment, see Section 2.3 IO Pins and ESP32-S3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix.

Two-Wire Automotive Interface (TWAI®) 4.2.1.6

The Two-Wire Automotive Interface (TWAI®) is a multi-master, multi-cast communication protocol with error detection and signaling as well as inbuilt message priorities and arbitration.

Feature List

- Compatible with ISO 11898-1 protocol (CAN Specification 2.0)
- Standard frame format (11-bit ID) and extended frame format (29-bit ID)
- Bit rates from 1 Kbit/s to 1 Mbit/s
- Multiple modes of operation:
 - Normal
 - Listen Only
 - Self-Test (no acknowledgment required)
- 64-byte receive FIFO
- Acceptance filter (single and dual filter modes)
- Error detection and handling:
 - Error counters
 - Configurable error interrupt threshold
 - Error code capture
 - Arbitration lost capture

For details, see ESP32-S3 Technical Reference Manual > Chapter Two-wire Automotive Interface.

Pin Assignment

For TWAI, the pins used can be chosen from any GPIOs via the GPIO Matrix.

For more information about the pin assignment, see Section 2.3 IO Pins and ESP32-S3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix.

USB 2.0 OTG Full-Speed Interface 4.2.1.7

ESP32-S3 features a full-speed USB OTG interface along with an integrated transceiver. The USB OTG interface complies with the USB 2.0 specification.

General Features

- FS and LS data rates
- HNP and SRP as A-device or B-device
- Dynamic FIFO (DFIFO) sizing
- Multiple modes of memory access

- Scatter/Gather DMA mode
- Buffer DMA mode
- Slave mode
- Can choose integrated transceiver or external transceiver
- Utilizing integrated transceiver with USB Serial/JTAG by time-division multiplexing when only integrated transceiver is used
- Support USB OTG using one of the transceivers while USB Serial/JTAG using the other one when both integrated transceiver or external transceiver are used

Device Mode Features

- Endpoint number 0 always present (bi-directional, consisting of EPO IN and EPO OUT)
- Six additional endpoints (endpoint numbers 1 to 6), configurable as IN or OUT
- Maximum of five IN endpoints concurrently active at any time (including EPO IN)
- All OUT endpoints share a single RX FIFO
- Each IN endpoint has a dedicated TX FIFO

Host Mode Features

- Eight channels (pipes)
 - A control pipe consists of two channels (IN and OUT), as IN and OUT transactions must be handled separately. Only Control transfer type is supported.
 - Each of the other seven channels is dynamically configurable to be IN or OUT, and supports Bulk, Isochronous, and Interrupt transfer types.
- All channels share an RX FIFO, non-periodic TX FIFO, and periodic TX FIFO. The size of each FIFO is configurable.

For details, see ESP32-S3 Technical Reference Manual > Chapter USB On-The-Go.

Pin Assignment

When using the on-chip PHY, the differential signal pins USB D- and USB D+ of the USB OTG are multiplexed with GPIO19 ~ GPIO20, RTC_GPIO19 ~ RTC_GPIO20, UART1 interface, and SAR ADC2 interface via IO MUX.

When using external PHY, the USB OTG pins are multiplexed with GPIO21, RTC_GPIO21, GPIO38 ~ GPIO42, and SPI interface via IO MUX:

- VP signal connected to MTMS pin
- VM signal connected to MTDI pin
- RCV signal connected to GPIO21
- OEN signal connected to MTDO pin
- VPO signal connected to MTCK pin

• VMO signal connected to GPIO38

For more information about the pin assignment, see Section 2.3 *IO Pins* and *ESP32-S3 Technical Reference Manual* > Chapter *IO MUX and GPIO Matrix*.

4.2.1.8 USB Serial/JTAG Controller

ESP32-S3 integrates a USB Serial/JTAG controller.

Feature List

- USB Full-speed device.
- Can be configured to either use internal USB PHY of ESP32-S3 or external PHY via GPIO matrix.
- Fixed function device, hardwired for CDC-ACM (Communication Device Class Abstract Control Model) and JTAG adapter functionality.
- Two OUT Endpoints, three IN Endpoints in addition to Control Endpoint 0; Up to 64-byte data payload size
- Internal PHY, so no or very few external components needed to connect to a host computer.
- CDC-ACM adherent serial port emulation is plug-and-play on most modern OSes.
- JTAG interface allows fast communication with CPU debug core using a compact representation of JTAG instructions.
- CDC-ACM supports host controllable chip reset and entry into download mode.

For details, see ESP32-S3 Technical Reference Manual > Chapter USB Serial/JTAG Controller.

Pin Assignment

When using the on-chip PHY, the differential signal pins USB_D- and USB_D+ of the USB Serial/JTAG controller are multiplexed with GPIO19 ~ GPIO20, RTC_GPIO19 ~ RTC_GPIO20, UART1 interface, and SAR ADC2 interface via IO MUX.

When using external PHY, the USB Serial/JTAG controller pins are multiplexed with GPIO38 ~ GPIO42 and SPI interface via IO MUX:

- VP signal connected to MTMS pin
- VM signal connected to MTDI pin
- OEN signal connected to MTDO pin
- VPO signal connected to MTCK pin
- VMO signal connected to GPIO38

For more information about the pin assignment, see Section 2.3 *IO Pins* and *ESP32-S3 Technical Reference Manual* > Chapter *IO MUX and GPIO Matrix*.

4.2.1.9 SD/MMC Host Controller

ESP32-S3 has an SD/MMC Host controller.

Feature List

- Secure Digital (SD) memory version 3.0 and version 3.01
- Secure Digital I/O (SDIO) version 3.0
- Consumer Electronics Advanced Transport Architecture (CE-ATA) version 1.1
- Multimedia Cards (MMC version 4.41, eMMC version 4.5 and version 4.51)
- Up to 80 MHz clock output
- Three data bus modes:
 - 1-bit
 - 4-bit (supports two SD/SDIO/MMC 4.41 cards, and one SD card operating at 1.8 V in 4-bit mode)
 - 8-bit

For details, see ESP32-S3 Technical Reference Manual > Chapter SD/MMC Host Controller.

Pin Assignment

For SD/MMC Host, the pins used can be chosen from any GPIOs via the GPIO Matrix.

For more information about the pin assignment, see Section 2.3 *IO Pins* and *ESP32-S3 Technical Reference Manual* > Chapter *IO MUX and GPIO Matrix*.

4.2.1.10 LED PWM Controller

The LED PWM controller can generate independent digital waveforms on eight channels.

Feature List

- Can generate a digital waveform with configurable periods and duty cycle. The duty cycle resolution can be up to 14 bits within a 1 ms period
- Multiple clock sources, including APB clock and external main crystal clock
- Can operate when the CPU is in Light-sleep mode
- Gradual increase or decrease of duty cycle, useful for the LED RGB color-fading generator

For details, see ESP32-S3 Technical Reference Manual > Chapter LED PWM Controller.

Pin Assignment

For LED PWM, the pins used can be chosen from any GPIOs via the GPIO Matrix.

For more information about the pin assignment, see Section 2.3 *IO Pins* and *ESP32-S3 Technical Reference Manual* > Chapter *IO MUX and GPIO Matrix*.

4.2.1.11 Motor Control PWM (MCPWM)

ESP32-S3 integrates two MCPWMs that can be used to drive digital motors and smart light. Each MCPWM peripheral has one clock divider (prescaler), three PWM timers, three PWM operators, and a capture module.

PWM timers are used for generating timing references. The PWM operators generate desired waveform based on the timing references. Any PWM operator can be configured to use the timing references of any PWM timers. Different PWM operators can use the same PWM timer's timing references to produce related PWM signals. PWM operators can also use different PWM timers' values to produce the PWM signals that work alone. Different PWM timers can also be synchronized together.

For details, see ESP32-S3 Technical Reference Manual > Chapter Motor Control PWM.

Pin Assignment

For MCPWM, the pins used can be chosen from any GPIOs via the GPIO Matrix.

For more information about the pin assignment, see Section 2.3 *IO Pins* and *ESP32-S3 Technical Reference Manual* > Chapter *IO MUX and GPIO Matrix*.

4.2.1.12 Remote Control Peripheral (RMT)

The Remote Control Peripheral (RMT) is designed to send and receive infrared remote control signals.

Feature List

- Four TX channels
- Four RX channels
- Support multiple channels (programmable) transmitting data simultaneously
- Eight channels share a 384 x 32-bit RAM
- Support modulation on TX pulses
- Support filtering and demodulation on RX pulses
- Wrap TX mode
- Wrap RX mode
- Continuous TX mode
- DMA access for TX mode on channel 3
- DMA access for RX mode on channel 7

For details, see ESP32-S3 Technical Reference Manual > Chapter Remote Control Peripheral.

Pin Assignment

For RMT, the pins used can be chosen from any GPIOs via the GPIO Matrix.

For more information about the pin assignment, see Section 2.3 *IO Pins* and <u>ESP32-S3 Technical Reference Manual</u> > Chapter *IO MUX and GPIO Matrix*.

4.2.1.13 Pulse Count Controller (PCNT)

The pulse count controller (PCNT) captures pulse and counts pulse edges through multiple modes.

Feature List

- Four independent pulse counters (units) that count from 1 to 65535
- Each unit consists of two independent channels sharing one pulse counter
- All channels have input pulse signals (e.g. sig_ch0_un) with their corresponding control signals (e.g. ctrl_ch0_un)
- Independently filter glitches of input pulse signals (sig_ch0_un and sig_ch1_un) and control signals (ctrl_ch0_un and ctrl_ch1_un) on each unit
- Each channel has the following parameters:
 - 1. Selection between counting on positive or negative edges of the input pulse signal
 - 2. Configuration to Increment, Decrement, or Disable counter mode for control signal's high and low states

For details, see ESP32-S3 Technical Reference Manual > Chapter Pulse Count Controller.

Pin Assignment

For pulse count controller, the pins used can be chosen from any GPIOs via the GPIO Matrix.

For more information about the pin assignment, see Section 2.3 IO Pins and ESP32-S3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix.

4.2.2 Analog Signal Processing

This subsection describes components on the chip that sense and process real-world data.

4.2.2.1 SAR ADC

ESP32-S3 integrates two 12-bit SAR ADCs and supports measurements on 20 channels (analog-enabled pins). For power-saving purpose, the ULP coprocessors in ESP32-S3 can also be used to measure voltage in sleep modes. By using threshold settings or other methods, we can awaken the CPU from sleep modes.

Note:

Please note that the ADC2_CH... analog functions (see Table 2-8 Analog Functions) cannot be used with Wi-Fi simultaneously.

For more details, see ESP32-S3 Technical Reference Manual > Chapter On-Chip Sensors and Analog Signal Processing.

Pin Assignment

The pins for the SAR ADC are multiplexed with GPIO1 ~ GPIO20, RTC_GPIO1 ~ RTC_GPIO20, Touch Sensor interface, SPI interface, UART interface, and USB D- and USB D+ pins via IO MUX.

For more information about the pin assignment, see Section 2.3 IO Pins and ESP32-S3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix.

4.2.2.2 **Temperature Sensor**

The temperature sensor generates a voltage that varies with temperature. The voltage is internally converted via an ADC into a digital value.

The temperature sensor has a range of -20 °C to 110 °C. It is designed primarily to sense the temperature changes inside the chip. The temperature value depends on factors such as microcontroller clock frequency or I/O load. Generally, the chip's internal temperature is higher than the ambient temperature.

For more details, see ESP32-S3 Technical Reference Manual > Chapter On-Chip Sensors and Analog Signal Processing.

4.2.2.3 **Touch Sensor**

ESP32-S3 has 14 capacitive-sensing GPIOs, which detect variations induced by touching or approaching the GPIOs with a finger or other objects. The low-noise nature of the design and the high sensitivity of the circuit allow relatively small pads to be used. Arrays of pads can also be used, so that a larger area or more points can be detected. The touch sensing performance can be further enhanced by the waterproof design and digital filtering feature.

Note:

ESP32-S3 touch sensor has not passed the Conducted Susceptibility (CS) test for now, and thus has limited application scenarios.

For more details, see ESP32-S3 Technical Reference Manual > Chapter On-Chip Sensors and Analog Signal Processing.

Pin Assignment

The pins for touch sensor are multiplexed with GPIO1 ~ GPIO14, RTC_GPIO1 ~ RTC_GPIO14, SAR ADC interface, and SPI interface via IO MUX.

For more information about the pin assignment, see Section 2.3 IO Pins and ESP32-S3 Technical Reference Manual > Chapter IO MUX and GPIO Matrix.

Wireless Communication 4.3

This section describes the chip's wireless communication capabilities, spanning radio technology, Wi-Fi, Bluetooth, and 802.15.4.

4.3.1 Radio

This subsection describes the fundamental radio technology embedded in the chip that facilitates wireless communication and data exchange.

4.3.1.1 2.4 GHz Receiver

The 2.4 GHz receiver demodulates the 2.4 GHz RF signal to quadrature baseband signals and converts them to the digital domain with two high-resolution, high-speed ADCs. To adapt to varying signal channel conditions, ESP32-S3 integrates RF filters, Automatic Gain Control (AGC), DC offset cancelation circuits, and baseband filters.

4.3.1.2 2.4 GHz Transmitter

The 2.4 GHz transmitter modulates the quadrature baseband signals to the 2.4 GHz RF signal, and drives the antenna with a high-powered CMOS power amplifier. The use of digital calibration further improves the linearity of the power amplifier.

To compensate for receiver imperfections, additional calibration methods are built into the chip, including:

- Carrier leakage compensation
- I/Q amplitude/phase matching
- Baseband nonlinearities suppression
- RF nonlinearities suppression
- Antenna matching

These built-in calibration routines reduce the cost and time to the market for your product, and eliminate the need for specialized testing equipment.

4.3.1.3 Clock Generator

The clock generator produces quadrature clock signals of 2.4 GHz for both the receiver and the transmitter. All components of the clock generator are integrated into the chip, including inductors, varactors, filters, regulators, and dividers.

The clock generator has built-in calibration and self-test circuits. Quadrature clock phases and phase noise are optimized on chip with patented calibration algorithms which ensure the best performance of the receiver and the transmitter.

4.3.2 Wi-Fi

This subsection describes the chip's Wi-Fi capabilities, which facilitate wireless communication at a high data rate.

4.3.2.1 Wi-Fi Radio and Baseband

The ESP32-S3 Wi-Fi radio and baseband support the following features:

- 802.11b/g/n
- 802.11n MCSO-7 that supports 20 MHz and 40 MHz bandwidth
- 802.11n MCS32
- 802.11n 0.4 μ s guard-interval
- Data rate up to 150 Mbps
- RX STBC (single spatial stream)
- Adjustable transmitting power
- Antenna diversity:

ESP32-S3 supports antenna diversity with an external RF switch. This switch is controlled by one or more GPIOs, and used to select the best antenna to minimize the effects of channel imperfections.

4.3.2.2 Wi-Fi MAC

ESP32-S3 implements the full 802.11b/g/n Wi-Fi MAC protocol. It supports the Basic Service Set (BSS) STA and SoftAP operations under the Distributed Control Function (DCF). Power management is handled automatically with minimal host interaction to minimize the active duty period.

The ESP32-S3 Wi-Fi MAC applies the following low-level protocol functions automatically:

- Four virtual Wi-Fi interfaces
- Simultaneous Infrastructure BSS Station mode, SoftAP mode, and Station + SoftAP mode
- RTS protection, CTS protection, Immediate Block ACK
- Fragmentation and defragmentation
- TX/RX A-MPDU. TX/RX A-MSDU
- TXOP
- WMM
- GCMP, CCMP, TKIP, WAPI, WEP, BIP, WPA2-PSK/WPA2-Enterprise, and WPA3-PSK/WPA3-Enterprise
- Automatic beacon monitoring (hardware TSF)
- 802.11mc FTM

4.3.2.3 Networking Features

Users are provided with libraries for TCP/IP networking, ESP-WIFI-MESH networking, and other networking protocols over Wi-Fi. TLS 1.2 support is also provided.

4.3.3 Bluetooth LE

This subsection describes the chip's Bluetooth capabilities, which facilitate wireless communication for low-power, short-range applications. ESP32-S3 includes a Bluetooth Low Energy subsystem that integrates a

hardware link layer controller, an RF/modem block and a feature-rich software protocol stack. It supports the core features of Bluetooth 5 and Bluetooth mesh.

4.3.3.1 Bluetooth LE PHY

Bluetooth Low Energy radio and PHY in ESP32-S3 support:

- 1 Mbps PHY
- 2 Mbps PHY for high transmission speed and high data throughput
- Coded PHY for high RX sensitivity and long range (125 Kbps and 500 Kbps)
- Class 1 transmit power without external PA
- HW Listen before talk (LBT)

4.3.3.2 Bluetooth LE Link Controller

Bluetooth Low Energy Link Layer Controller in ESP32-S3 supports:

- LE advertising extensions, to enhance broadcasting capacity and broadcast more intelligent data
- Multiple advertisement sets
- Simultaneous advertising and scanning
- Multiple connections in simultaneous central and peripheral roles
- Adaptive frequency hopping and channel assessment
- LE channel selection algorithm #2
- Connection parameter update
- High duty cycle non-connectable advertising
- LE privacy 1.2
- LE data packet length extension
- Link layer extended scanner filter policies
- Low duty cycle directed advertising
- Link layer encryption
- LE Ping

5 Electrical Characteristics

5.1 Absolute Maximum Ratings

 T_{STORE}

Stresses above those listed in Table 5-1 *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and normal operation of the device at these or any other conditions beyond those indicated in Section 5.2 *Recommended Power Supply Characteristics* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

 Parameter
 Description
 Min
 Max
 Unit

 Input power pins¹
 Allowed input voltage
 −0.3
 3.6
 V

 Ioutput²
 Cumulative IO output current
 −
 1500
 mA

-40

150

°C

Table 5-1. Absolute Maximum Ratings

Storage temperature

5.2 Recommended Power Supply Characteristics

For recommended ambient temperature, see Section 1 ESP32-S3 Series Comparison.

Parameter 1 Description Min Тур Max Unit VDDA, VDD3P3 Recommended input voltage ٧ 3.0 3.3 3.6 VDD3P3 RTC² 3.6 Recommended input voltage V 3.0 3.3 VDD_SPI (as input) V 1.8 3.3 3.6 VDD3P3 CPU 3 Recommended input voltage 3.0 3.3 3.6 V $|_{VDD}$ 4 Cumulative input current 0.5 А

Table 5-2. Recommended Power Characteristics

¹ For more information on input power pins, see Section 2.5.1 *Power Pins*.

² The product proved to be fully functional after all its IO pins were pulled high while being connected to ground for 24 consecutive hours at ambient temperature of 25 °C.

¹ See in conjunction with Section 2.5 Power Supply.

 $^{^2}$ If VDD3P3_RTC is used to power VDD_SPI (see Section 2.5.2 *Power Scheme*), the voltage drop on R_{SPI} should be accounted for. See also Section 5.3 *VDD_SPI Output Characteristics*.

³ If writing to eFuses, the voltage on VDD3P3_CPU should not exceed 3.3 V as the circuits responsible for burning eFuses are sensitive to higher voltages.

⁴ If you use a single power supply, the recommended output current is 500 mA or more.

VDD_SPI Output Characteristics 5.3

Table 5-3. VDD_SPI Internal and Output Characteristics

Parameter	Description ¹	Тур	Unit
D	VDD_SPI powered by VDD3P3_RTC via R_{SPI}	14	Ω
R_{SPI}	for 3.3 V flash/PSRAM ²	14	7.7
	Output current when VDD_SPI is powered by	40	mΑ
SPI	Flash Voltage Regulator for 1.8 V flash/PSRAM	40	IIIA

¹ See in conjunction with Section 2.5.2 Power Scheme.

- VDD_flash_min minimum operating voltage of flash/PSRAM
- I_flash_max maximum operating current of flash/PSRAM

5.4 DC Characteristics (3.3 V, 25 °C)

Table 5-4. DC Characteristics (3.3 V, 25 °C)

Parameter	Description	Min	Тур	Max	Unit
C_{IN}	Pin capacitance	_	2	_	рF
V_{IH}	High-level input voltage	0.75 × VDD ¹	_	VDD ¹ + 0.3	V
V_{IL}	Low-level input voltage	-0.3	_	0.25 × VDD ¹	V
$ I_{IH} $	High-level input current	_	_	50	nA
$ I_{IL} $	Low-level input current	_	_	50	nA
V_{OH}^2	High-level output voltage	0.8 × VDD ¹	_	_	V
V_{OL}^2	Low-level output voltage	_	_	0.1 × VDD ¹	V
1.	High-level source current (VDD ¹ = 3.3 V, V_{OH}		40		mΑ
$ _{OH}$	>= 2.64 V, PAD_DRIVER = 3)	_	40	_	IIIA
1	Low-level sink current (VDD ¹ = 3.3 V, V_{OL} =		28	_	mΑ
$ \cdot _{OL}$	0.495 V, PAD_DRIVER = 3)	_	20	_	ША
R_{PU}	Internal weak pull-up resistor	_	45	_	$k\Omega$
R_{PD}	Internal weak pull-down resistor	_	45	_	kΩ
\/	Chip reset release voltage (CHIP_PU voltage	0.75 × VDD ¹		VDD ¹ + 0.3	V
V_{IH_nRST}	is within the specified range)	0.73 ^ VDD	_	VDD 10.3	V
\/	Chip reset voltage (CHIP_PU voltage is within	-0.3		0.25 × VDD ¹	V
V_{IL_nRST}	the specified range)	_0.5		0.23 ^ 100	V

¹ VDD – voltage from a power pin of a respective power domain.

² VDD3P3_RTC must be more than VDD_flash_min + I_flash_max * R_{SPI};

 $^{^2\,\}mathrm{V}_{OH}$ and V_{OL} are measured using high-impedance load.

5.5 ADC Characteristics

The measurements in this section are taken with an external 100 nF capacitor connected to the ADC, using DC signals as input, and at an ambient temperature of 25 °C with disabled Wi-Fi.

Table 5-5. ADC Characteristics

Symbol	Min	Max	Unit
DNL (Differential nonlinearity) ¹	-4	4	LSB
INL (Integral nonlinearity)	-8	8	LSB
Sampling rate	_	100	kSPS 2

¹ To get better DNL results, you can sample multiple times and apply a filter, or calculate the average value.

The calibrated ADC results after hardware calibration and <u>software calibration</u> are shown in Table 5-6. For higher accuracy, you may implement your own calibration methods.

Table 5-6. ADC Calibration Results

Parameter	Description	Min	Max	Unit
	ATTENO, effective measurement range of 0 ~ 850	-5	5	mV
Total arrar	ATTEN1, effective measurement range of 0 ~ 1100	-6	6	mV
Total error	ATTEN2, effective measurement range of 0 ~ 1600	-10	10	mV
	ATTEN3, effective measurement range of 0 ~ 2900	-50	50	mV

5.6 Current Consumption

5.6.1 RF Current Consumption in Active Mode

The current consumption measurements are taken with a 3.3 V supply at 25 °C of ambient temperature at the RF port. All transmitters' measurements are based on a 100% duty cycle.

Table 5-7. Wi-Fi Current Consumption Depending on RF Modes

Work Mode ¹	Des	cription	Peak (mA)
	TX RX	802.11b, 1 Mbps, @21 dBm	340
		802.11g, 54 Mbps, @19 dBm	291
Active (RF working)		802.11n, HT20, MCS7, @18.5 dBm	283
Active (Ki Working)		802.11n, HT40, MCS7, @18 dBm	286
		802.11b/g/n, HT20	88
		802.11n, HT40	91

¹ The CPU work mode: Single core runs 32-bit data access instructions at 80 MHz, the other core is in idle state.

² kSPS means kilo samples-per-second.

5.6.2 Current Consumption in Other Modes

The measurements below are applicable to ESP32-S3 and ESP32-S3FH8. Since ESP32-S3R2, ESP32-S3R8, ESP32-S3R8V, ESP32-S3R16V, and ESP32-S3FN4R2 are embedded with PSRAM, their current consumption might be higher.

Table 5-8. Current Consumption in Modem-sleep Mode

Work mode	Frequency (MHz)	Description	Typ ¹ (mA)	Typ ² (mA)
		WAITI (Dual core in idle state)	13.2	18.8
		Single core running 32-bit data access instructions, the other core in idle state		21.8
	40	Dual core running 32-bit data access instructions	18.7	24.4
		Single core running 128-bit data access instructions, the other core in idle state		25.4
		Dual core running 128-bit data access instructions	23.0	28.8
		WAITI	22.0	36.1
		Single core running 32-bit data access instructions, the other core in idle state	28.4	42.6
	80	Dual core running 32-bit data access instructions	33.1	47.3
		Single core running 128-bit data access instructions, the other core in idle state	35.1	49.6
3		Dual core running 128-bit data access instructions	41.8	56.3
Modem-sleep ³		WAITI	27.6	42.3
		Single core running 32-bit data access instructions, the other core in idle state	39.9	54.6
	160	Dual core running 32-bit data access instructions	49.6	64.1
		Single core running 128-bit data access instructions, the other core in idle state	54.4	69.2
		Dual core running 128-bit data access instructions	66.7	81.1
		WAITI	32.9	47.6
		Single core running 32-bit data access instructions, the other core in idle state	51.2	65.9
	240	Dual core running 32-bit data access instructions	66.2	81.3
		Single core running 128-bit data access instructions, the other core in idle state	72.4	87.9
		Dual core running 128-bit data access instructions	91.7	107.9

¹ Current consumption when all peripheral clocks are **disabled**.

² Current consumption when all peripheral clocks are **enabled**. In practice, the current consumption might be different depending on which peripherals are enabled.

³ In Modem-sleep mode, Wi-Fi is clock gated, and the current consumption might be higher when accessing flash. For a flash rated at 80 Mbit/s, in SPI 2-line mode the consumption is 10 mA.

Table 5-9. Current Consumption in Low-Power Modes

Work mode	Description	Typ (μ A)
Light-sleep ¹	VDD_SPI and Wi-Fi are powered down, and all GPIOs	240
Light-sieep	240	
Doop aloop	RTC memory and RTC peripherals are powered up.	8
Deep-sleep	RTC memory is powered up. RTC peripherals are	7
	powered down.	/
Power off	CHIP_PU is set to low level. The chip is shut down.	1

¹ In Light-sleep mode, all related SPI pins are pulled up. For chips embedded with PSRAM, please add corresponding PSRAM consumption values, e.g., 140 $\mu\mathrm{A}$ for 8 MB Octal PSRAM (3.3 V), 200 $\mu\mathrm{A}$ for 8 MB Octal PSRAM (1.8 V) and 40 μ A for 2 MB Quad PSRAM (3.3 V).

Reliability 5.7

Table 5-10. Reliability Qualifications

Test Item	Test Conditions	Test Standard	
HTOL (High Temperature	125 °C, 1000 hours	JESD22-A108	
Operating Life)	120 C, 1000 Hours	JLODZZ-A100	
ESD (Electro-Static	HBM (Human Body Mode) ¹ ± 2000 V	JS-001	
Discharge Sensitivity)	CDM (Charge Device Mode) ² ± 1000 V	JS-002	
Latch up	Current trigger ± 200 mA	JESD78	
Latch up	Voltage trigger 1.5 × VDD $_{max}$	JEOD/O	
	Bake 24 hours @125 °C	J-STD-020, JESD47,	
Preconditioning	Moisture soak (level 3: 192 hours @30 °C, 60% RH)	JESD22-A113	
	IR reflow solder: 260 + 0 °C, 20 seconds, three times	JLODZZ-ATIO	
TCT (Temperature Cycling	_65 °C / 150 °C, 500 cycles	JESD22-A104	
Test)	-03 07 130 0, 300 cycles	JLODZZ-A104	
uHAST (Highly			
Accelerated Stress Test,	130 °C, 85% RH, 96 hours	JESD22-A118	
unbiased)			
HTSL (High Temperature	150 °C, 1000 hours	JESD22-A103	
Storage Life)	100 0, 1000 110013	JLODZZ-AIOO	
LTSL (Low Temperature	-40 °C, 1000 hours	JESD22-A119	
Storage Life)	-40 0, 1000 Hours	JLODZZ-ATIS	

¹ JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.

² JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.

RF Characteristics

This section contains tables with RF characteristics of the Espressif product.

The RF data is measured at the antenna port, where RF cable is connected, including the front-end loss. The front-end circuit is a 0 Ω resistor.

Devices should operate in the center frequency range allocated by regional regulatory authorities. The target center frequency range and the target transmit power are configurable by software. See ESP RF Test Tool and Test Guide for instructions.

Unless otherwise stated, the RF tests are conducted with a 3.3 V (±5%) supply at 25 °C ambient temperature.

6.1 Wi-Fi Radio

Table 6-1. Wi-Fi Frequency

	Min	Тур	Max
Parameter	(MHz)	(MHz)	(MHz)
Center frequency of operating channel	2412	_	2484

6.1.1 Wi-Fi RF Transmitter (TX) Specifications

Table 6-2. TX Power with Spectral Mask and EVM Meeting 802.11 Standards

Rate	Min (dBm)	Typ (dBm)	Max (dBm)
802.11b, 1 Mbps	_	21.0	_
802.11b, 11 Mbps	_	21.0	_
802.11g, 6 Mbps	_	20.5	_
802.11g, 54 Mbps	_	19.0	_
802.11n, HT20, MCS0	_	19.5	_
802.11n, HT20, MCS7	_	18.5	_
802.11n, HT40, MCS0	_	19.5	_
802.11n, HT40, MCS7	_	18.0	_

Table 6-3. TX EVM Test

	Min	Тур	SL ¹
Rate	(dB)	(dB)	(dB)
802.11b, 1 Mbps, @21 dBm	_	-24.5	-10
802.11b, 11 Mbps, @21 dBm	_	-24.5	-10
802.11g, 6 Mbps, @20.5 dBm	_	-21.5	-5
802.11g, 54 Mbps, @19 dBm	_	-28.0	-25
802.11n, HT20, MCS0, @19.5 dBm	_	-23.0	-5

Cont'd on next page

Table 6-3 – cont'd from previous page

	Min	Тур	SL ¹
Rate	(dB)	(dB)	(dB)
802.11n, HT20, MCS7, @18.5 dBm	_	-29.5	-27
802.11n, HT40, MCS0, @19.5 dBm	_	-23.0	-5
802.11n, HT40, MCS7, @18 dBm	_	-29.5	-27

¹ SL stands for standard limit value.

6.1.2 Wi-Fi RF Receiver (RX) Specifications

Table 6-4. RX Sensitivity

	Min	Тур	Max
Rate	(dBm)	(dBm)	(dBm)
802.11b, 1 Mbps	_	-98.4	_
802.11b, 2 Mbps	_	-95.4	_
802.11b, 5.5 Mbps	_	-93.0	_
802.11b, 11 Mbps	_	-88.6	_
802.11g, 6 Mbps	_	-93.2	_
802.11g, 9 Mbps	_	-91.8	_
802.11g, 12 Mbps	_	-91.2	_
802.11g, 18 Mbps	_	-88.6	
802.11g, 24 Mbps		-86.0	_
802.11g, 36 Mbps	1	-82.4	-
802.11g, 48 Mbps	1	-78.2	-
802.11g, 54 Mbps	1	-76.5	-
802.11n, HT20, MCS0	-	-92.6	_
802.11n, HT20, MCS1	1	-91.0	-
802.11n, HT20, MCS2	-	-88.2	_
802.11n, HT20, MCS3	_	-85.0	_
802.11n, HT20, MCS4	1	-81.8	1
802.11n, HT20, MCS5	1	-77.4	-
802.11n, HT20, MCS6	1	-75.8	1
802.11n, HT20, MCS7	1	-74.2	-
802.11n, HT40, MCS0	1	-90.0	
802.11n, HT40, MCS1		-88.0	
802.11n, HT40, MCS2		-85.2	_
802.11n, HT40, MCS3		-82.0	
802.11n, HT40, MCS4		-79.0	
802.11n, HT40, MCS5	− −74.4		
802.11n, HT40, MCS6	_	-72.8	_
802.11n, HT40, MCS7	_	-71.4	_

Table 6-5. Maximum RX Level

	Min	Тур	Max	
Rate	(dBm)	(dBm)	(dBm)	
802.11b, 1 Mbps	_	5	_	
802.11b, 11 Mbps	_	5	_	
802.11g, 6 Mbps	_	5	_	
802.11g, 54 Mbps	_	0	_	
802.11n, HT20, MCS0	_	5	_	

Cont'd on next page

Table 6-5 - cont'd from previous page

	Min	Тур	Max
Rate	(dBm)	(dBm)	(dBm)
802.11n, HT20, MCS7	_	0	_
802.11n, HT40, MCS0	_	5	_
802.11n, HT40, MCS7	_	0	_

Table 6-6. RX Adjacent Channel Rejection

	Min	Тур	Max
Rate	(dB)	(dB)	(dB)
802.11b, 1 Mbps	_	35	_
802.11b, 11 Mbps	_	35	_
802.11g, 6 Mbps	_	31	_
802.11g, 54 Mbps	_	20	_
802.11n, HT20, MCS0	_	31	_
802.11n, HT20, MCS7	_	16	_
802.11n, HT40, MCS0	_	25	_
802.11n, HT40, MCS7	_	11	_

6.2 Bluetooth LE Radio

Table 6-7. Bluetooth LE Frequency

	Min	Тур	Max
Parameter	(MHz)	(MHz)	(MHz)
Center frequency of operating channel	2402	_	2480

6.2.1 Bluetooth LE RF Transmitter (TX) Specifications

Table 6-8. Transmitter Characteristics - Bluetooth LE 1 Mbps

Parameter	Description	Min	Тур	Max	Unit
RF transmit power	RF power control range	-24.00	0	20.00	dBm
	Gain control step	_	3.00	_	dB
Carrier frequency offset and drift	$ f_n _{n=0,\;1,\;2,\;k}$	_	2.50	_	kHz
	$\text{Max} f_0 - f_n $	_	2.00	_	kHz
	$Max \left f_{n-} f_{n-5} \right $	_	1.39	_	kHz
	$ f_1-f_0 $	_	0.80	_	kHz
	$\Deltaf1_{ ext{avg}}$	_	249.00	_	kHz
Modulation characteristics	Min Δ $f2_{\rm max}$ (for at least		198.00		kHz
	99.9% of all Δ $f2_{\rm max}$)	_	190.00	_	NI IZ
	$\Delta~f2_{ m avg}/\Delta~f1_{ m avg}$	_	0.86	_	_

Cont'd on next page

Table 6-8 – cont'd from previous page

Parameter	Description	Min	Тур	Max	Unit
In-band spurious emissions	±2 MHz offset		-37.00	_	dBm
	±3 MHz offset	_	-42.00	_	dBm
	>±3 MHz offset	_	-44.00	_	dBm

Table 6-9. Transmitter Characteristics - Bluetooth LE 2 Mbps

Parameter	Description	Min	Тур	Max	Unit
DE transmit nower	RF power control range	-24.00	0	20.00	dBm
RF transmit power	Gain control step	_	3.00	_	dB
	$ Max _{n=0,\;1,\;2,\;k}$		2.50	_	kHz
Carrier frequency offset and drift	$Max \mid f_0 = f_m \mid$	_	1.90	_	kHz
Camer frequency offset and unit	$Max f_{n-} f_{n-5} $		1.40	_	kHz
	$ f_1-f_0 $	l	1.10	_	kHz
	$\Delta~f1_{ ext{avg}}$		499.00	_	kHz
Modulation characteristics	Min Δ $f2_{\rm max}$ (for at least 99.9% of all Δ $f2_{\rm max}$)	_	416.00	_	kHz
	$\Delta~f2_{\rm avg}/\Delta~f1_{\rm avg}$	_	0.89	_	_
	±4 MHz offset	_	-43.80	_	dBm
In-band spurious emissions	±5 MHz offset	_	-45.80	_	dBm
	>±5 MHz offset	_	-47.00	_	dBm

Table 6-10. Transmitter Characteristics - Bluetooth LE 125 Kbps

Parameter	Description	Min	Тур	Max	Unit
RF transmit power	RF power control range	-24.00	0	20.00	dBm
RE transmit power	Gain control step	_	3.00	_	dB
	$ Max _{n=0,\;1,\;2,\;k}$	_	0.80	_	kHz
Carrier frequency offset and drift	$Max \mid f_0 = f_m \mid$	_	0.98	_	kHz
Carrier frequency offset and drift	$ f_n - f_{n-3} $	_	0.30	_	kHz
	$ f_0 - f_3 $	_	1.00	_	kHz
	$\Deltaf1_{ ext{avg}}$	_	248.00	_	kHz
Modulation characteristics	Min Δ $f1_{ ext{max}}$ (for at least		222.00		kHz
	99.9% of all Δ $f1_{ ext{max}}$)	_	222.00	_	KIIZ
	±2 MHz offset		-37.00	_	dBm
In-band spurious emissions	±3 MHz offset	_	-42.00	_	dBm
	>±3 MHz offset	_	-44.00	_	dBm

Table 6-11. Transmitter Characteristics - Bluetooth LE 500 Kbps

Parameter	Description	Min	Тур	Max	Unit
RF transmit power	RF power control range	-24.00	0	20.00	dBm
Kr tialistilit powei	Gain control step	_	3.00	_	dB

Table 6-11 – cont'd from previous page

Parameter	Description	Min	Тур	Max	Unit
		_	0.70		kHz
Carrier frequency offset and drift	$Max \mid f_0 = f_n \mid$	_	0.90	_	kHz
Carrier frequency offset and difft	$ f_{n}-f_{n-3} $	_	0.85		kHz
	$ f_0 - f_3 $	_	0.34	_	kHz
	$\Delta f2_{avg}$	_	213.00		kHz
Modulation characteristics	Min Δ $f2_{\rm max}$ (for at least	_	196.00		kHz
	99.9% of all Δ $f2_{\text{max}}$)	_	190.00	_	KIIZ
	±2 MHz offset	_	-37.00		dBm
In-band spurious emissions	±3 MHz offset	_	-42.00	_	dBm
	>±3 MHz offset	_	-44.00	_	dBm

6.2.2 Bluetooth LE RF Receiver (RX) Specifications

Table 6-12. Receiver Characteristics - Bluetooth LE 1 Mbps

Parameter	Description	Min	Тур	Max	Unit
Sensitivity @30.8% PER	_	_	-97.5	_	dBm
Maximum received signal @30.8% PER	_	_	8	_	dBm
Co-channel C/I	F = F0 MHz	_	9	_	dB
	F = FO + 1 MHz	_	-3	_	dB
	F = FO – 1 MHz	_	-3	_	dB
	F = F0 + 2 MHz	_	-28	_	dB
Adjacent channel selectivity C/I	F = FO - 2 MHz	_	-30	_	dB
Adjacent channel selectivity 6/1	F = F0 + 3 MHz	_	-31	_	dB
	F = F0 - 3 MHz	_	-33	_	dB
	F > F0 + 3 MHz	_	-32		dB
	F > F0 - 3 MHz	_	-36	_	dB
Image frequency	_	_	-32		dB
Adjacent channel to image frequency	$F = F_{image} + 1 MHz$	_	-39	_	dB
Adjacent channel to image frequency	$F = F_{image} - 1 \text{ MHz}$	_	-31	_	dB
	30 MHz ~ 2000 MHz	_	-9	_	dBm
Out of hand blooking parformance	2003 MHz ~ 2399 MHz	_	-19	_	dBm
Out-of-band blocking performance	2484 MHz ~ 2997 MHz	_	-16	_	dBm
	3000 MHz ~ 12.75 GHz	_	-5	_	dBm
Intermodulation	_	_	-31	_	dBm

Table 6-13. Receiver Characteristics - Bluetooth LE 2 Mbps

Parameter	Description	Min	Тур	Max	Unit
Sensitivity @30.8% PER	_	_	-93.5	_	dBm
Maximum received signal @30.8% PER	_	_	3		dBm
Co-channel C/I	F = FO MHz	_	10	_	dB
	F = F0 + 2 MHz	_	-8	_	dB
	F = FO - 2 MHz	_	-5	_	dB
	F = FO + 4 MHz	_	-31	_	dB
Adjacent channel selectivity C/I	F = FO - 4 MHz	_	-33	_	dB
Adjacent charmer selectivity 6/1	F = F0 + 6 MHz	_	-37	_	dB
	F = F0 - 6 MHz	_	-37		dB
	F > F0 + 6 MHz	_	-40		dB
	F > FO - 6 MHz	1	-40		dB
Image frequency	_		-31	_	dB
Adjacent channel to image frequency	$F = F_{image} + 2 \text{ MHz}$	_	-37	_	dB
Adjacent channel to image frequency	$F = F_{image} - 2 \text{ MHz}$	_	-8	_	dB
	30 MHz ~ 2000 MHz	_	-16	_	dBm
Out of hand blocking porformance	2003 MHz ~ 2399 MHz	_	-20	_	dBm
Out-of-band blocking performance	2484 MHz ~ 2997 MHz	_	-16	_	dBm
	3000 MHz ~ 12.75 GHz	_	-16	_	dBm
Intermodulation	_	_	-30	_	dBm

Table 6-14. Receiver Characteristics - Bluetooth LE 125 Kbps

Parameter	Description	Min	Тур	Max	Unit
Sensitivity @30.8% PER	_	_	-104.5	_	dBm
Maximum received signal @30.8% PER	_	_	8	_	dBm
Co-channel C/I	F = FO MHz	_	6	_	dB
	F = FO + 1 MHz	_	-6	_	dB
	F = FO – 1 MHz	_	-5	_	dB
	F = FO + 2 MHz	_	-32	_	dB
Adjacent channel selectivity C/I	F = F0 – 2 MHz	_	-39	_	dB
Adjacent charmer selectivity 6/1	F = FO + 3 MHz	_	-35	_	dB
	F = FO - 3 MHz	_	-45	_	dB
	F > F0 + 3 MHz	_	-35	_	dB
	F > FO - 3 MHz	_	-48	-	dB
Image frequency	_	_	-35		dB
Adjacent channel to image frequency	$F = F_{image} + 1 MHz$	_	-49	_	dB
Adjacent charmento image nequency	$F = F_{image} - 1 \text{ MHz}$	_	-32	_	dB

Table 6-15. Receiver Characteristics - Bluetooth LE 500 Kbps

Parameter	Description	Min	Тур	Max	Unit
Sensitivity @30.8% PER	_	_	-101	_	dBm
Maximum received signal @30.8% PER	_	_	8	_	dBm
Co-channel C/I	F = FO MHz	_	4	_	dB
	F = FO + 1 MHz	_	-5	_	dB
	F = FO – 1 MHz	_	-5	_	dB
	F = FO + 2 MHz	_	-28	_	dB
Adjacent channel selectivity C/I	F = FO - 2 MHz	_	-36	_	dB
Adjacent charmer selectivity C/1	F = FO + 3 MHz	_	-36	_	dB
	F = FO - 3 MHz	_	-38	_	dB
	F > F0 + 3 MHz	_	-37	_	dB
	F > FO - 3 MHz	_	-41	_	dB
Image frequency	_	_	-37		dB
Adjacent channel to image frequency	$F = F_{image} + 1 MHz$	_	-44	_	dB
Aujacent channel to image frequency	$F = F_{image} - 1 MHz$	_	-28	_	dB

7 Packaging

- For information about tape, reel, and product marking, please refer to Espressif Chip Packaging Information.
- The pins of the chip are numbered in anti-clockwise order starting from Pin 1 in the top view. For pin numbers and pin names, see also Figure 2-1 ESP32-S3 Pin Layout (Top View).
- The recommended land pattern <u>source file (dxf)</u> is available for download. You can view the file with Autodesk Viewer.
- All ESP32-S3 chip variants have identical land pattern (see Figure 7-1) except ESP32-S3FH4R2 has a bigger EPAD (see Figure 7-2). The <u>source file (dxf)</u> may be adopted for ESP32-S3FH4R2 by altering the size of the EPAD (see dimensions D2 and E2 in Figure 7-2).




Figure 7-1. QFN56 (7×7 mm) Package

Figure 7-2. QFN56 (7×7 mm) Package (Only for ESP32-S3FH4R2)

Appendix A – ESP32-S3 Consolidated Pin Overview

Pin	Pin	Pin	Pin Providing	Pin 9	Settings	PTC F	unction	Analog F	inction					IO MUX Function					
No.	Name	Туре	Power	At Reset		0	3	0 Allalog P	1	0	Туре	1	Туре		Туре	1 3	Туре	4	Туре
1	LNA IN	Analog					-			-	-77-		-7F-	_	.,,,,,	-	.,,,,,		.,,,,,
2	VDD3P3	Power																	$\overline{}$
3	VDD3P3	Power																	
4	CHIP_PU	Analog	VDD3P3_RTC																
5	GPI00	10	VDD3P3_RTC	IE, WPU	IE, WPU	RTC_GPIO0	sar_i2c_scl_0			GPI00	I/O/T	GPI00	I/O/T						
6	GPIO1	10	VDD3P3_RTC	ΙΕ	IE	RTC_GPI01	sar_i2c_sda_0	TOUCH1	ADC1_CHO	GPIO1	I/O/T	GPI01	I/O/T						
7	GPI02	10	VDD3P3_RTC	IE	IE	RTC_GPI02	sar_i2c_scl_1	TOUCH2	ADC1_CH1	GPI02	I/O/T	GPI02	I/O/T						
8	GPIO3	10	VDD3P3_RTC	IE	IE	RTC_GPIO3	sar_i2c_sda_1	TOUCH3	ADC1_CH2	GPIO3	I/O/T	GPI03	I/O/T						
9	GPIO4	10	VDD3P3_RTC			RTC_GPIO4		TOUCH4	ADC1_CH3	GPIO4	I/O/T	GPI04	I/O/T						
10	GPI05	10	VDD3P3_RTC			RTC_GPI05		TOUCH5	ADC1_CH4	GPI05	I/O/T	GPI05	I/O/T						
11	GPI06	10	VDD3P3_RTC			RTC_GPI06		TOUCH6	ADC1_CH5	GPI06	I/O/T	GPI06	I/O/T						
12	GPI07	10	VDD3P3_RTC			RTC_GPI07		TOUCH7	ADC1_CH6	GPI07	I/O/T	GPI07	I/O/T						
13	GPIO8	10	VDD3P3_RTC			RTC_GPI08		TOUCH8	ADC1_CH7	GPI08	I/O/T	GPI08	I/O/T			SUBSPICS1	O/T		
14	GPIO9	10	VDD3P3_RTC		IE	RTC_GPI09		TOUCH9	ADC1_CH8	GPIO9	I/O/T	GPI09	I/O/T			SUBSPIHD	I1/0/T	FSPIHD	I1/0/T
15	GPI010	10	VDD3P3_RTC		IE	RTC_GPI010		TOUCH10	ADC1_CH9	GPIO10	I/O/T	GPI010	I/O/T	FSPIIO4	11/O/T	SUBSPICS0	O/T	FSPICS0	I1/0/T
16	GPIO11	10	VDD3P3_RTC		IE	RTC_GPIO11		TOUCH11	ADC2_CHO	GPIO11	I/O/T	GPI011	I/O/T	FSPII05	11/0/T	SUBSPID	I1/0/T	FSPID	I1/0/T
17	GPIO12	10	VDD3P3_RTC		IE	RTC_GPI012		TOUCH12	ADC2_CH1	GPIO12	I/O/T	GPI012	I/O/T	FSPII06	11/O/T	SUBSPICLK	O/T	FSPICLK	I1/0/T
18	GPIO13	10	VDD3P3_RTC		IE	RTC_GPIO13		TOUCH13	ADC2_CH2	GPIO13	I/O/T	GPI013	I/O/T	FSPII07	I1/O/T	SUBSPIQ	I1/0/T	FSPIQ	I1/0/T
19	GPIO14	10	VDD3P3_RTC		IE	RTC_GPIO14		TOUCH14	ADC2_CH3	GPIO14	I/O/T	GPIO14	I/O/T	FSPIDQS	O/T	SUBSPIWP	I1/0/T	FSPIWP	I1/O/T
20	VDD3P3_RTC	Power																	
21	XTAL_32K_P	10	VDD3P3_RTC			RTC_GPIO15		XTAL_32K_P	ADC2_CH4	GPIO15	I/O/T	GPI015	I/O/T	UORTS	0				
22	XTAL_32K_N	10	VDD3P3_RTC			RTC_GPIO16		XTAL_32K_N	ADC2_CH5	GPIO16	I/O/T	GPI016	I/O/T	UOCTS	I1				
23	GPIO17	10	VDD3P3_RTC		IE	RTC_GPIO17			ADC2_CH6	GPIO17	I/O/T	GPIO17	I/O/T	U1TXD	0				\perp
24	GPIO18	10	VDD3P3_RTC		IE	RTC_GPIO18			ADC2_CH7	GPIO18	I/O/T	GPIO18	I/O/T	U1RXD	I1	CLK_OUT3	0		
25	GPIO19	10	VDD3P3_RTC			RTC_GPIO19		USB_D-	ADC2_CH8	GPIO19	I/O/T	GPIO19	I/O/T	U1RTS	0	CLK_OUT2	0		
26	GPIO20	10	VDD3P3_RTC	USB_PU	USB_PU	RTC_GPI020		USB_D+	ADC2_CH9	GPI020	I/O/T	GPI020	I/O/T	U1CTS	l1	CLK_OUT1	0		
27	GPIO21	10	VDD3P3_RTC			RTC_GPI021				GPIO21	I/O/T	GPI021	I/O/T						
28	SPICS1	10	VDD_SPI	IE, WPU	IE, WPU					SPICS1	O/T	GPI026	I/O/T						
29	VDD_SPI	Power	1/00 001								14 (40 (88	001000	1.00.00						
30	SPIHD SPIWP	10	VDD_SPI	IE, WPU	IE, WPU					SPIHD	11/O/T	GPI027	I/O/T						
31	-	10	VDD_SPI	IE, WPU	IE, WPU					SPIWP	11/O/T	GPI028	I/O/T						
32	SPICSO	10	VDD_SPI	IE, WPU	IE, WPU					SPICS0	O/T	GPI029	I/O/T						
33	SPICLK	10	VDD_SPI	IE, WPU	IE, WPU					SPICLK	O/T	GPI030	I/O/T						
34	SPIQ	10	VDD_SPI	IE, WPU	IE, WPU					SPIQ	11/O/T	GPIO31	I/O/T						
35	SPID	10	VDD_SPI	IE, WPU	IE, WPU					SPID OUT N. DIEF	11/0/T	GPI032	I/O/T	OUDODI OLIV NI DIEE	0./T				
36	SPICLK_N	10	VDD_SPI / VDD3P3_CPU	IE	IE					SPI CLK_N_DIFF	O/T	GPI048	I/O/T	SUBSPI CLK_N_DIFF	O/T				
37 38	SPICLK_P GPIO33	10	VDD_SPI / VDD3P3_CPU VDD_SPI / VDD3P3_CPU	IE	IE IE					SPI CLK_P_DIFF GPI033	0/T I/0/T	GPIO47 GPIO33	I/O/T I/O/T	SUBSPI CLK_P_DIFF FSPIHD	0/T I1/0/T	SUBSPIHD	I1/O/T	SPIIO4	I1/O/T
	GPI033 GPI034	10	VDD_SPI / VDD3P3_CPU		IE IE					GPI033	1/0/T	GPI033	I/O/T	FSPICSO	11/0/T	SUBSPICSO	0/T		11/O/T
39	GPI035											GPI034 GPI035			11/O/T			SPIIO5	
40	GPI035 GPI036	10	VDD_SPI / VDD3P3_CPU VDD_SPI / VDD3P3_CPU		IE IE					GPIO35 GPIO36	I/O/T	GPI035 GPI036	I/O/T I/O/T	FSPID FSPICLK	11/0/1 11/0/T	SUBSPID SUBSPICLK	11/0/T 0/T	SPIIO6 SPIIO7	I1/O/T
42	GPI036 GPI037	10	VDD_SPI / VDD3P3_CPU		IE					GPI036 GPI037	1/0/T	GPI036 GPI037	I/O/T	FSPICER	11/0/T	SUBSPICER	11/O/T	SPIDQS	10/0/T
43	GPI037 GPI038	10	VDD_SPI / VDD3P3_CPU VDD3P3 CPU		IE					GPI037 GPI038	1/0/T	GPI037 GPI038	1/0/T	FSPIWP	11/0/T	SUBSPIWP	11/0/T	OF IDIGO	10/0/1
43	MTCK	10	VDD3P3_CPU		IE*					MTCK	17071	GPI039	I/O/T	CLK OUT3	0	SUBSPICS1	0/T		
45	MTDO	10	VDD3P3_CPU		IE					MTDO	O/T	GPI039	I/O/T	CLK_OUT2	0	000001001	0/1		
46	VDD3P3 CPU	Power	VDD0F0_0F0		IL.					III DO	0/1	3F1040	1/0/1	OLK_OUTE	3				
47	MTDI	IO	VDD3P3 CPU		IE					MTDI	l1	GPIO41	I/O/T	CLK OUT1	0				
48	MTMS	10	VDD3P3_CPU		IE					MTMS	11	GPI041 GPI042	I/O/T	02N_0011	Ü				\vdash
49	UOTXD	10	VDD3P3_CPU	IE, WPU	IE, WPU					UOTXD	0	GPI042 GPI043	1/0/T	CLK_OUT1	0				-
50	UORXD	10	VDD3P3_CPU	IE, WPU	IE, WPU					UORXD	11	GPI043	1/O/T	CLK_OUT2	0				
51	GPIO45	10	VDD3P3_CPU	IE, WPD	IE, WPD					GPIO45	I/O/T	GPI044	I/O/T	OLIOUTE	3				-
52	GPI045	10	VDD3P3_CPU	IE, WPD	IE, WPD					GPI045	1/0/T	GPI045	I/O/T						
53	XTAL_N	Analog	VDD0F0_0F0	IL, WED	IL, WVFD					011040	1/0/1	351040	1/0/1						
54	XTAL_P	Analog						 											
55	VDDA	Power						 		 									+
56	VDDA	Power				+		 		 							<u> </u>		+-+
57	GND	Power						 											+-+
*		. 007				1													

Appendix A - ESP32-S3 Consolidated Pin Overview

For details, see Section 2 Pins. Regarding highlighted cells, see Section 2.3.4 Restrictions for GPIOs and RTC_GPIOs.

Related Documentation and Resources

Related Documentation

- <u>ESP32-S3 Technical Reference Manual</u> Detailed information on how to use the ESP32-S3 memory and peripherals.
- ESP32-S3 Hardware Design Guidelines Guidelines on how to integrate the ESP32-S3 into your hardware product.
- ESP32-S3 Series SoC Errata Descriptions of known errors in ESP32-S3 series of SoCs.
- Certificates

https://espressif.com/en/support/documents/certificates

ESP32-S3 Product/Process Change Notifications (PCN)
 https://espressif.com/en/support/documents/pcns?keys=ESP32-S3

ESP32-S3 Advisories – Information on security, bugs, compatibility, component reliability.
 https://espressif.com/en/support/documents/advisories?keys=ESP32-S3

 Documentation Updates and Update Notification Subscription https://espressif.com/en/support/download/documents

Developer Zone

- ESP-IDF Programming Guide for ESP32-S3 Extensive documentation for the ESP-IDF development framework.
- ESP-IDF and other development frameworks on GitHub.

https://github.com/espressif

• ESP32 BBS Forum – Engineer-to-Engineer (E2E) Community for Espressif products where you can post questions, share knowledge, explore ideas, and help solve problems with fellow engineers.

https://esp32.com/

- The ESP Journal Best Practices, Articles, and Notes from Espressif folks.
 https://blog.espressif.com/
- See the tabs SDKs and Demos, Apps, Tools, AT Firmware.
 https://espressif.com/en/support/download/sdks-demos

Products

• ESP32-S3 Series SoCs - Browse through all ESP32-S3 SoCs.

https://espressif.com/en/products/socs?id=ESP32-S3

• ESP32-S3 Series Modules - Browse through all ESP32-S3-based modules.

https://espressif.com/en/products/modules?id=ESP32-S3

• ESP32-S3 Series DevKits – Browse through all ESP32-S3-based devkits.

https://espressif.com/en/products/devkits?id=ESP32-S3

• ESP Product Selector – Find an Espressif hardware product suitable for your needs by comparing or applying filters. https://products.espressif.com/#/product-selector?language=en

Contact Us

• See the tabs Sales Questions, Technical Enquiries, Circuit Schematic & PCB Design Review, Get Samples (Online stores), Become Our Supplier, Comments & Suggestions.

https://espressif.com/en/contact-us/sales-questions

Revision History

Date	Version	Release notes
2024-09-11	V1.9	 Updated descriptions on the title page Updated feature descriptions in Section Features and adjusted the format Updated the pin introduction in Section 2.2 Pin Overview and adjusted the format Updated descriptions in Section 2.3 IO Pins, and divided Section RTC and Analog Pin Functions into Section 2.3.3 Analog Functions and Section 2.3.2 RTC Functions Updated Section Strapping Pins to Section 3 Boot Configurations Adjusted the structure and section order in Section 4 Functional Description, deleted Section Peripheral Pin Configurations, and added the Pin Assignment part in each subsection in Section 4.2 Peripherals
2023-11-24	V1.8	 Added chip variant ESP32-S3R16V and updated related information Added the second and third table notes in Table 1-1 ESP32-S3 Series Comparison Updated Section 3.1 Chip Boot Mode Control Updated Section 5.5 ADC Characteristics Other minor updates
2023-06	V1.7	 Removed the sample status for ESP32-S3FH4R2 Updated Figure ESP32-S3 Functional Block Diagram and Figure 4-2 Components and Power Domains Added the predefined settings at reset and after reset for GPIO20 in Table 2-1 Pin Overview Updated notes for Table 2-4 IO MUX Pin Functions Updated the clock name "FOSC_CLK" to "RC_FAST_CLK" in Section 4.1.3.5 Power Management Unit (PMU) Updated descriptions in Section 4.2.1.5 Serial Peripheral Interface (SPI) and Section 4.1.4.3 RSA Accelerator Other minor updates

Cont'd from previous page

Date	Version	Release notes
Duit	10101011	110.000
2023-02	V1.6	 Improved the content in the following sections: Section Product Overview Section 2 Pins Section 4.1.3.5 Power Management Unit (PMU) Section 4.2.1.5 Serial Peripheral Interface (SPI) Section 5.1 Absolute Maximum Ratings Section 5.2 Recommended Power Supply Characteristics Section 5.3 VDD_SPI Output Characteristics Section 5.5 ADC Characteristics Added Appendix A Updated the notes in Section 1 ESP32-S3 Series Comparison and Section 7 Packaging Updated the effective measurement range in Table 5-5 ADC Characteristics Updated the Bluetooth maximum transmit power Other minor updates
2022-12	V1.5	 Removed the "External PA is supported" feature from Section Features Updated the ambient temperature for ESP32-S3FH4R2 from -40 ~ 105 °C to -40 ~ 85 °C Added two notes in Section 7
2022-11	V1.4	 Added the package information for ESP32-S3FH4R2 in Section 7 Added <u>ESP32-S3 Series SoC Errata</u> in Section Other minor updates
2022-09	V1.3	 Added a note about the maximum ambient temperature of R8 series chips to Table 1-1 and Table 5-2 Added information about power-up glitches for some pins in Section 2.2 Added the information about VDD3P3 power pins to Table 2.2 and Section 2.5.2 Updated section 4.3.3.1 Added the fourth note in Table 2-1 Updated the minimum and maximum values of Bluetooth LE RF transmit power in Section 6.2.1 Other minor updates

Cont'd from previous page

Date Version Release notes			
Date	version	Release notes	
2022-07	v1.2	 Updated description of ROM code printing in Section 3 Updated Figure ESP32-S3 Functional Block Diagram Update Section 5.6 Deleted the hyperlinks in Application 	
2022-04	V1.1	 Synchronized eFuse size throughout Updated pin description in Table 2-1 Updated SPI resistance in Table 5-3 Added information about chip ESP32-S3FH4R2 	
2022-01	V1.0	 Added wake-up sources for Deep-sleep mode Added Table 3-4 for default configurations of VDD_SPI Added ADC calibration results in Table 5-5 Added typical values when all peripherals and peripheral clocks are enabled to Table 5-8 Added more descriptions of modules/peripherals in Section 4 Updated Figure ESP32-S3 Functional Block Diagram Updated JEDEC specification Updated Wi-Fi RF data in Section 5.6 Updated temperature for ESP32-S3R8 and ESP32-S3R8V Updated description of Deep-sleep mode in Table 5-9 Updated wording throughout 	
2021-10-12	v0.6.1	Updated text description	
2021-09-30	v0.6	 Updated to chip revision 1 by swapping pin 53 and pin 54 (XTAL_P and XTAL_N) Updated Figure ESP32-S3 Functional Block Diagram Added CoreMark score in section Features Updated Section 3 Added data for cumulative IO output current in Table 5-1 Added data for Modem-sleep current consumption in Table 5-8 Updated data in section 5.6, 6.1, and 6.2 Updated wording throughout 	

Cont'd from previous page

Date	Version	Release notes
2021-07-19	v0.5.1	 Added "for chip revision 0" on cover, in footer and watermark to indicate that the current and previous versions of this datasheet are for chip version 0 Corrected a few typos
2021-07-09	v0.5	Preliminary version



Disclaimer and Copyright Notice

Information in this document, including URL references, is subject to change without notice.

ALL THIRD PARTY'S INFORMATION IN THIS DOCUMENT IS PROVIDED AS IS WITH NO WARRANTIES TO ITS AUTHENTICITY AND ACCURACY.

NO WARRANTY IS PROVIDED TO THIS DOCUMENT FOR ITS MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, NOR DOES ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION OR SAMPLE.

All liability, including liability for infringement of any proprietary rights, relating to use of information in this document is disclaimed. No licenses express or implied, by estoppel or otherwise, to any intellectual property rights are granted herein.

The Wi-Fi Alliance Member logo is a trademark of the Wi-Fi Alliance. The Bluetooth logo is a registered trademark of Bluetooth SIG.

All trade names, trademarks and registered trademarks mentioned in this document are property of their respective owners, and are hereby acknowledged.

Copyright © 2024 Espressif Systems (Shanghai) Co., Ltd. All rights reserved.

www.espressif.com