

#### **EN:** This Datasheet is presented by the manufacturer.

Please visit our website for pricing and availability at <u>www.hestore.hu</u>.





SLES023B - DECEMBER 2001 - REVISED MARCH 2002

## SINGLE-ENDED ANALOG-INPUT 24-BIT, 96-kHz STEREO A/D CONVERTER

### FEATURES

- 24-Bit Delta-Sigma Stereo A/D Converter
- Single-Ended Voltage Input: 3 V p-p
- Antialiasing Filter Included
- Oversampling Decimation Filter
  - Oversampling Frequency: ×64, ×128
  - Passband Ripple: ±0.05 dB
  - Stopband Attenuation: –65 dB
  - On-Chip HPF (Low Cut Filter): 0.84 Hz (44.1 kHz)
- High Performance
  - THD+N: 96 dB (Typical)
  - SNR: 105 dB (Typical)
  - Dynamic Range: 105 dB (Typical)
- PCM Audio Interface
  - Master/Slave Mode Selectable
  - Data Formats: 24-Bit Left-Justified; 24-Bit I<sup>2</sup>S; 20-, 24-Bit Right-Justified
- Sampling Rate: 16 kHz to 96 kHz
- System Clock: 256 f<sub>S</sub>, 384 f<sub>S</sub>, 512 f<sub>S</sub>, 768 f<sub>S</sub>
- Dual Power Supplies: 5 V for Analog, 3.3 V for Digital
- Package: 20-Pin SSOP
- Lead-Free Product

### **APPLICATIONS**

- AV Amp Receiver
- MD Player
- CD Recorder
- Multitrack Receiver
- Electric Musical Instrument

### DESCRIPTION

The PCM1802 is a high-performance, low-cost, single-chip stereo analog-to-digital converter with single-ended analog voltage input. The PCM1802 uses a delta-sigma modulator with 64- or 128-times over-sampling, and includes a digital decimation filter and HPF (low cut filter) which removes the dc component of the input signal. For various applications, the PCM1802 supports master and slave modes and four data formats in serial interface. The PCM1802 is suitable for a wide variety of cost-sensitive consumer applications where good performance, 5-V analog supply, and 3.3-V digital supply operation is required. The PCM1802 is fabricated using a highly advanced CMOS process and is available in the DB 20-pin SSOP package.



This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 kV according to MIL-STD-883C, Method 3015; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum-rated voltages to these high-impedance circuits. During storage or handling, the device leads should be shorted together or the device should be placed in conductive foam. In a circuit, unused inputs should always be connected to an appropriated logic voltage level, preferably either V<sub>CC</sub> or ground. Specific guidelines for handling devices of this type are contained in the publication *Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies* available from Texas Instruments.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Audio Precision and System Two are trademarks of Audio Precision. Other trademarks are the property of their respective owners.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




#### SLES023B - DECEMBER 2001 - REVISED MARCH 2002

	PACKAGE/ORDERING INFORMATION							
PRODUCT	PACKAGE	PACKAGE CODE	OPERATION TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA		
DOMINOODD		0000		DOM1000	PCM1802DB	Tube		
PCM1802DB	20-Lead SSOP	20DB	–40°C to 85°C	PCM1802	PCM1802DBR	Tape and reel		

### pin assignments



### block diagram





SLES023B - DECEMBER 2001 - REVISED MARCH 2002

TERMIN	AL		
NAME	PIN	I/O	DESCRIPTIONS
AGND	6	-	Analog GND
BCK	11	I/O	Bit clock input/output‡
BYPAS	8	I	HPF bypass control. Low: normal mode (dc cut); High: bypass mode (through) <sup>†</sup>
DGND	13	-	Digital GND
DOUT	12	0	Audio data output
FMT0	17	I	Audio data format select 0. See <i>data format</i> <sup>†</sup>
FMT1	18	I	Audio data format select 1. See <i>data format</i> <sup>†</sup>
FSYNC	9	I/O	Frame synchronous clock input/output <sup>‡</sup>
LRCK	10	I/O	Sampling clock input/output‡
MODE0	19	I	Mode select 0. See <i>interface mode</i> <sup>†</sup>
MODE1	20	I	Mode select 1. See <i>interface mode</i> <sup>†</sup>
OSR	16	I	Oversampling ratio select. Low: ×64 f <sub>S</sub> ; High: ×128 f <sub>S</sub> †
PDWN	7	I	Power-down control, active low <sup>†</sup>
SCKI	15	I	System clock input; 256 fg, 384 fg, 512 fg or 768 fg§
V <sub>CC</sub>	5	-	Analog power supply, 5 V
V <sub>DD</sub>	14	-	Digital power supply, 3.3 V
V <sub>IN</sub> L	1	Ι	Analog input, L-channel
V <sub>IN</sub> R	2	Ι	Analog input, R-channel
V <sub>REF</sub> 1	3	-	Reference 1 decoupling capacitor
V <sub>REF</sub> 2	4	-	Reference 2 voltage input, normally connected to V <sub>CC</sub>

### **Terminal Functions**

<sup>†</sup> Schmitt-trigger input with internal pulldown (50 k $\Omega$  typically), 5-V tolerant

‡ Schmitt-trigger input

§ Schmitt-trigger input, 5-V tolerant

## absolute maximum ratings over operating free-air temperature (unless otherwise noted)<sup>¶</sup>

Supply voltage: V <sub>CC</sub> 6.5 V
V <sub>DD</sub> 4.0 V
Ground voltage differences: AGND, DGND ±0.1 V
Digital input voltage: FSYNC, LRCK, BCK, DOUT
PDWN, BYPAS, SCKI, OSR, FMT0, FMT1, MODE0, MODE1 –0.3 V to 6.5 V
Analog input voltage: V <sub>IN</sub> L, V <sub>IN</sub> R, V <sub>REF</sub> 1, V <sub>REF</sub> 2 –0.3 V to (V <sub>CC</sub> + 0.3 V)
Input current (any pins except supplies) ±10 mA
Ambient temperature under bias
Storage temperature
Junction temperature
Lead temperature (soldering)
Package temperature (IR reflow, peak)

¶ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SLES023B – DECEMBER 2001 – REVISED MARCH 2002

electrical characteristics, all specifications at  $T_A = 25^{\circ}C$ ,  $V_{CC} = 5$  V,  $V_{DD} = 3.3$  V, master mode,  $f_S = 44.1$  kHz, system clock = 384  $f_S$ , over sampling ratio = ×128, 24-bit data (unless otherwise noted)

			TEAT CONDITIONS	F	PCM1802DE	3	
			TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
	Resolution				24		bits
DATA F	ORMAT						
	Audio data in	terface format			ft justified, I <sup>2</sup> right justified		
	Audio data bi	t length			20, 24		bits
	Audio data fo	ormat		MSB fi	rst, 2s comp	lement	
fS	Sampling free	quency		16	44.1	96	kHz
			256 f <sub>S</sub>	4.096	11.2896	24.576	
	Queters also	- <b>f</b>	384 f <sub>S</sub>	6.144	16.9344	36.864	MHz
	System clock frequency	512 f <sub>S</sub>	8.192	22.5792	49.152	IVITZ	
			768 f <sub>S</sub>	12.288	33.8688		
INPUT L	OGIC						
VIH	See Note 1			2		V <sub>DD</sub>	
VIL	See Note 1	Input logic lovel		0		0.8	VDC
VIH	See Note 2	Input logic level		2		5.5	VDC
VIL	See Note 2			0		0.8	
ΙΗ	See Note 3		$V_{IN} = V_{DD}$			±10	
ΙĮL	See Note 5	Input logic current	$V_{IN} = 0 V$			±10	μA
Ι <sub>ΙΗ</sub>	See Note 4	input logic current	$V_{IN} = V_{DD}$		65	100	μΑ
١ <sub>IL</sub>	See Note 4		$V_{IN} = 0 V$			±10	
OUTPU	T LOGIC						
VOH	See Note 5	Output logic lovel	I <sub>OUT</sub> = -1 mA	2.8			VDC
VOL	See Note 5	Output logic level	I <sub>OUT</sub> = 1 mA			0.5	VDC
DC ACC	URACY						
	Gain mismate	ch channel-to-channel			±1	±4	%FSR
	Gain error				±2	±6	%FSR
	Bipolar zero	error	LCF bypass (see Note 6)		±2		%FSR

NOTES: 1. Pins 9-11: FSYNC, LRCK, BCK (Schmitt-trigger input, in slave mode)

2. Pins 7–8, 15–20: PDWN, BYPAS, SCKI, OSR, FMT0, FMT1, MODE0, MODE1 (Schmitt-trigger input, 5-V tolerant).

3. Pins 9–11, 15: FSYNC, LRCK, BCK (Schmitt-trigger input in slave mode), SCKI (Schmitt-trigger input).

4. Pins 7–8, 16–20: PDWN, BYPAS, OSR, FMT0, FMT1, MODE0, MODE1 (Schmitt-trigger input, with 50-kΩ typical pulldown resistor).

5. Pins 9-12: FSYNC, LRCK, BCK (in master mode), DOUT

6. Low cut filter



electrical characteristics, all specifications at  $T_A = 25^{\circ}C$ ,  $V_{CC} = 5$  V,  $V_{DD} = 3.3$  V, master mode,  $f_S = 44.1$  kHz, system clock = 384  $f_S$ , over sampling ratio = ×128, 24-bit data (unless otherwise noted) (continued)

		TENT ONIDITIONO	I	PCM1802DE	3		
		TEST CONDITIONS	MIN	ТҮР	MAX	UNIT	
DYNAM	IIC PERFORMANCE (see Note 7)	·					
		f <sub>S</sub> = 44.1 kHz		0.0015%	0.003%		
	THD+N ( $V_{IN} = -0.5 \text{ dB}$ )	f <sub>S</sub> = 96 kHz (see Note 8)		0.0025%			
		f <sub>S</sub> = 44.1 kHz		0.7%			
	THD+N ( $V_{IN} = -60 \text{ dB}$ )	f <sub>S</sub> = 96 kHz (see Note 8)		1.2%			
		f <sub>S</sub> = 44.1 kHz, A-weighted	100	105			
	Dynamic range	f <sub>S</sub> = 96 kHz, A-weighted (see Note 8)		103		dB	
		f <sub>S</sub> = 44.1 kHz, A-weighted	100	105			
	S/N ratio	f <sub>S</sub> = 96 kHz, A-weighted (see Note 8)		103		dB	
	<b></b>	f <sub>S</sub> = 44.1 kHz	96	103			
	Channel separation	f <sub>S</sub> = 96 kHz (see Note 8)		98		dB	
ANALO	G INPUT	•					
	Input voltage			0.6 V <sub>CC</sub>		Vp-p	
	Center voltage (VREF1)			0.5 VCC		V	
	Input impedance			20		kΩ	
	Antialiasing filter frequency response	-3 dB		300		kHz	
DIGITAL	L FILTER PERFORMANCE						
	Passband				0.454 f <sub>S</sub>	Hz	
	Stopband		0.583 fS		J	Hz	
	Passband ripple				±0.05	dB	
	Stopband attenuation		-65			dB	
	Delay time			17.4/fs		S	
	HPF frequency response	–3 dB		0.019 f <sub>S</sub>		mHz	
POWER	SUPPLY REQUIREMENTS						
V <sub>CC</sub>			4.5	5	5.5		
V <sub>DD</sub>	Voltage range		2.7	3.3	3.6	VDC	
ICC		V <sub>CC</sub> = 5 V, V <sub>DD</sub> = 3.3 V		24	30		
		$f_{S} = 44.1 \text{ kHz} \text{ V}_{CC} = 5 \text{ V}, \text{ V}_{DD} = 3.3 \text{ V}$		8.3	10		
IDD	Supply current (see Note 9)	f <sub>S</sub> = 96 kHz, V <sub>CC</sub> = 5 V, V <sub>DD</sub> = 3.3 V (see Note 8)		17		mA	
		f <sub>S</sub> = 44.1 kHz, V <sub>CC</sub> = 5 V, V <sub>DD</sub> = 3.3 V		147	183		
PD	Power dissipation; operation	f <sub>S</sub> = 96 kHz, V <sub>CC</sub> = 5 V, V <sub>DD</sub> = 3.3 V (see Note 8)		176		mW	
	Power dissipation; power down	V <sub>CC</sub> = 5 V, V <sub>DD</sub> = 3.3 V		0.5		mW	
TEMPE	RATURE RANGE						
	Operation temperature		-40		85	°C	
	Thermal resistance $(\theta_{IA})$	20-pin SSOP		115		°C/W	

NOTES: 7. Analog performance specs are tested with System Two™ audio measurement system by Audio Precision™, using 400-Hz HPF, 20-kHz LPF at 44.1-kHz operation, 40-kHz LPF at 96-kHz operation in RMS mode.

8.  $f_S = 96$  kHz, system clock = 256  $f_S$ , oversampling ratio =  $\times 64$ .

9. Minimum load on DOUT (pin 12), BCK (pin 11), LRCK (pin 10), FSYNC (pin 9).



## **TYPICAL PERFORMANCE CURVES OF INTERNAL FILTER**

### digital filter-decimation filter frequency response







Figure 4. Passband Ripple Characteristics


All specifications at  $T_A = 25^{\circ}C$ ,  $V_{CC} = 5$  V,  $V_{DD} = 3.3$  V, master mode,  $f_S = 44.1$  kHz, system clock = 384 f<sub>S</sub>, oversampling ratio = ×128, 24-bit data, unless otherwise noted.





#### HPF (low cut filter) frequency response






Tigure 7. Antianas Finter Stopband Characteristics – Figure 6. Antianas Finter Passband Characteristics

All specifications at  $T_A = 25^{\circ}C$ ,  $V_{CC} = 5$  V,  $V_{DD} = 3.3$  V, master mode,  $f_S = 44.1$  kHz, system clock = 384  $f_S$ , oversampling ratio = ×128, 24-bit data, unless otherwise noted.






### **TYPICAL PERFORMANCE CURVES**


All specifications at  $T_A = 25^{\circ}C$ ,  $V_{CC} = 5.0$  V,  $V_{DD} = 3.3$  V, master mode,  $f_S = 44.1$  kHz, system clock = 384  $f_S$ , oversampling ratio = ×128, 24-bit data, unless otherwise noted.



#### **TYPICAL PERFORMANCE CURVES**









All specifications at  $T_A = 25^{\circ}C$ ,  $V_{CC} = 5$  V,  $V_{DD} = 3.3$  V, master mode,  $f_S = 44.1$  kHz, system clock = 384  $f_S$ , oversampling ratio = ×128, 24-bit data, unless otherwise noted.





supply current





All specifications at  $T_A = +25^{\circ}C$ ,  $V_{CC} = 5$  V,  $V_{DD} = 3.3$  V, Master Mode,  $f_S = 44.1$  kHz, system clock =  $384f_S$ , oversampling ratio =  $\times 128$ , 24-bit data, unless otherwise noted.



PCM1802 consists of a reference circuit, two channels of single-ended-to-differential converter, fifth-order delta-sigma modulator with full differential architecture, decimation filter with low cut filter, and a serial interface circuit. Figure 19 illustrates the total architecture of PCM1802, Figure 20 illustrates the architecture of single-ended-to-differential converter and antialiasing filter, and Figure 21 illustrates the block diagram of fifth-order delta-sigma modulator and transfer function. An on-chip high-precision reference with one external capacitor provides all reference voltages that are needed in the PCM1802, and defines the full scale voltage range for both channels. On-chip single-ended-to-differential signal converters save the design, space, and extra parts cost for external signal converters. Full differential architecture provides a wide dynamic range and excellent power supply rejection performance. The input signal is sampled at a  $\times 64$  or  $\times 128$  oversampling rate. thus eliminating an external sample-hold amplifier. A fifth-order delta-sigma noise shaper, which consists of five integrators using the switched capacitor technique and a comparator, shapes the quantization noise generated by the comparator and 1-bit DAC outside of the audio signal band. The high-order delta-sigma modulation randomizes the modulator outputs and reduces the idle tone level. The 64-fs or 128-fs, 1-bit stream from the delta-sigma modulator is converted to a 1-f<sub>S</sub>, 24-bit or 20-bit digital signal by removing high-frequency noise components with a decimation filter. The dc component of the signal is removed by the LCF, and the LCF output is converted to a time-multiplexed serial signal through the serial interface, which provides flexible serial formats.





Figure 19. Block Diagram



SLES023B - DECEMBER 2001 - REVISED MARCH 2002



**PRINCIPLES OF OPERATION** 





#### system clock


The PCM1802 supports 256  $f_S$ , 384  $f_S$ , 512  $f_S$ , and 768  $f_S$  as the system clock, where  $f_S$  is the audio sampling frequency. The system clock must be supplied on SCKI (pin 15).

The PCM1802 has a system clock detection circuit which automatically senses if the system clock is operating at 256  $f_S$ , 384  $f_S$ , 512  $f_S$ , or 768  $f_S$  in slave mode. In master mode, the system clock frequency must be selected by MODE0 (pin 19) and MODE1 (pin 20), and 768  $f_S$  is not available. For system clock inputs of 384  $f_S$ , 512  $f_S$ , and 768  $f_S$ , the system clock is divided to 256  $f_S$  automatically, and the 256  $f_S$  clock is used to operate the delta-sigma modulator and the digital filter.

Table 1 shows the relationship of typical sampling frequencies and system clock frequencies, and Figure 22 shows system clock timing.

SAMPLING RATE FREQUENCY	SYST	EM CLOCK F	REQUENCY	(MHz)
(kHz)	256 f <sub>S</sub>	384 f <sub>S</sub>	512 f <sub>S</sub>	768 f <sub>S</sub>
32	8.192	12.288	16.384	24.576
44.1	11.2896	16.9344	22.5792	33.8688
48	12.288	18.432	24.576	36.864
64	16.384	24.576	32.768	49.152
88.2	22.5792	33.8688	45.1584	—
96	24.576	36.864	49.152	_

#### Table 1. Sampling Frequency and System Clock Frequency



	PARAMETER	MIN	MAX	UNIT
<sup>t</sup> SCKH	System clock pulse width, high	7		ns
<sup>t</sup> SCKL	System clock pulse width, low	7		ns

Figure 22. System Clock Timing



## PRINCIPLES OF OPERATION

### power-on reset sequence

The PCM1802 has an internal power-on reset circuit and initialization (reset) is performed automatically when the power supply ( $V_{DD}$ ) exceeds 2.2 V (typ). While  $V_{DD} < 2.2$  V (typ), and for 1024 system-clock counts after  $V_{DD} > 2.2$  V (typ), the PCM1802 stays in the reset state and the digital output is forced to zero. The digital output is valid after the reset state is released and the time of 4480/f<sub>S</sub> has passed. Figure 23 illustrates the internal power-on reset timing and the digital output for power-on reset.




Figure 23. Internal Power-On Reset Timing

## serial audio data interface

The PCM1802 interfaces with the audio system through BCK (pin 11), LRCK (pin 10), FSYNC (pin 9), and DOUT (pin 12).



#### interface mode

The PCM1802 supports master mode and slave mode as interface modes, and they are selected by MODE1 (pin 20) and MODE0 (pin 19) as shown in Table 2.

In master mode, the PCM1802 provides the timing for serial audio data communications between the PCM1802 and the digital audio processor or external circuit. In slave mode, the PCM1802 receives the timing for data transfer from an external controller.

MODE1	MODE0	INTERFACE MODE
0	0	Slave mode (256 fg, 384 fg, 512 fg, 768 fg)
0	1	Master mode (512 f <sub>S</sub> )
1	0	Master mode (384 f <sub>S</sub> )
1	1	Master mode (256 f <sub>S</sub> )

Table 2. Interface Mode	able 2. Interfa	ace Mode	•
-------------------------	-----------------	----------	---

#### (1) Master mode

In master mode, BCK, LRCK and FSYNC work as output pins, and these pins are controlled by timing which is generated in the clock circuit of the PCM1802. FSYNC is used to designate the valid data from the PCM1802. The rising edge of FSYNC indicates the starting point of the converted audio data and the falling edge of this signal indicates the ending point of the data. The frequency of this signal is fixed at  $2 \times LRCK$ . The duty cycle ratio depends on data bit length. The frequency of BCK is fixed at  $64 \times LRCK$ . The 768 f<sub>S</sub> system clock is not available in master mode.

#### (2) Slave mode

In slave mode, BCK, LRCK and FSYNC work as input pins. FSYNC is used to enable the BCK signal, and the PCM1802 can shift out the converted data while FSYNC is HIGH. The PCM1802 accepts either the 64 BCK/LRCK or the 48 BCK/LRCK format. The delay of FSYNC from the LRCK transition must be within 16 BCKs for the 64 BCK/LRCK format and within 12 BCKs for the 48 BCK/LRCK format.

#### data format

The PCM1802 supports four audio data formats in both master and slave modes, and they are selected by FMT1 (pin 18) and FMT0 (pin 17) as shown in Table 3. Figure 24 and Figure 26 illustrate the data formats in slave mode and master mode, respectively.

FORMAT#	FMT1	FMT0	FORMAT
0	0	0	Left justified, 24 bit
1	0	1	I <sup>2</sup> S, 24 bit
2	1	0	Right justified, 24 bit
3	1	1	Right justified, 20 bit

#### **Table 3. Data Format**



### interface timing

Figure 25 and Figure 27 illustrate the interface timing in slave mode and master mode, respectively.

#### FORMAT 0: FMT[1:0] = 00





Figure 24. Audio Data Format (Slave Mode: FSYNC, LRCK, BCK Work as Inputs)



### interface timing (continued)



	PARAMETER	MIN	TYP	MAX	UNIT
t(BCKP)	BCK period	150			ns
<sup>t</sup> (BCKH)	BCK pulse duration high	60			ns
<sup>t</sup> (BCKL)	BCK pulse duration low	60			ns
<sup>t</sup> (LRSU)	LRCK setup time to BCK rising edge	40			ns
<sup>t</sup> (LRHD)	LRCK hold time to BCK rising edge	20			ns
<sup>t</sup> (LRCP)	LRCK period	10			μs
<sup>t</sup> (FSSU)	FSYNC setup time to BCK rising edge	20			ns
<sup>t</sup> (FSHD)	FSYNC hold time to BCK rising edge	20			ns
<sup>t</sup> (CKDO)	Delay time, BCK falling edge to DOUT valid	-10		20	ns
t(LRDO)	Delay time, LRCK edge to DOUT valid	-10		20	ns
t <sub>r</sub>	Rise time of all signals			10	ns
t <sub>f</sub>	Fall time of all signals			10	ns

NOTE: Timing measurement reference level is (V<sub>IH</sub>/V<sub>IL</sub>)/2. Rise and fall times are measured from 10% to 90% of IN/OUT signal swing. Load capacitance of DOUT is 20 pF.

### Figure 25. Audio Data Interface Timing (Slave Mode: FSYNC, LRCK, BCK Work as Inputs)



### interface timing (continued)

#### FORMAT 0: FMT[1:0] = 00





Figure 26. Audio Data Format (Master Mode: FSYNC, LRCK, BCK Work as Outputs)



### interface timing (continued)



	PARAMETER	MIN	ТҮР	MAX	UNIT
<sup>t</sup> (BCKP)	BCK period	150	1/(64 f <sub>S</sub> )	1200	ns
<sup>t</sup> (BCKH)	BCK pulse width high	75		600	ns
<sup>t</sup> (BCKL)	BCK pulse width low	75		600	ns
<sup>t</sup> (CKLR)	Delay time BCK falling edge to LRCK valid	-10		20	ns
<sup>t</sup> (LRCP)	LRCK period	10	1/ f <sub>S</sub>	80	μs
<sup>t</sup> (CKFS)	Delay time BCK falling edge to FSYNC valid	-10		20	ns
<sup>t</sup> (FSYP)	FSYNC period	5	1/(2 f <sub>S</sub> )	40	μs
t(CKDO)	Delay time, BCK falling edge to DOUT valid	-10		20	ns
<sup>t</sup> (LRDO)	Delay time, LRCK edge to DOUT valid	-10		20	ns
t <sub>r</sub>	Rise time of all signals			10	ns
t <sub>f</sub>	Fall time of all signals			10	ns

NOTE: Timing measurement reference level is (V<sub>IH</sub>/V<sub>IL</sub>) / 2. Rise and fall times are measured from 10% to 90% of IN/OUT signal swing. Load capacitance of all signals is 20 pF.

### Figure 27. Audio Data Interface Timing (Master Mode: FSYNC, LRCK, BCK Work as Outputs)



### PRINCIPLES OF OPERATION

#### synchronization with digital audio system

In slave mode, the PCM1802 operates under LRCK, synchronized with system clock SCKI. The PCM1802 does not need a specific phase relationship between LRCK and SCKI, but does require the synchronization of LRCK and SCKI.

If the relationship between LRCK and SCKI changes more than  $\pm 6$  BCKs for 64 BCK/frame ( $\pm 5$  BCKs for 48 BCK/frame) during one sample period due to LRCK or SCKI jitter, internal operation of the ADC halts within  $1/f_S$  and digital output is forced into BPZ code until re-synchronization between LRCK and SCKI is completed.

In the case of changes less than  $\pm 5$  BCKs for 64 BCK/frame ( $\pm 4$  BCKs for 48 BCK/frame), resynchronization does not occur.

Figure 28 illustrates digital output response for loss of synchronization and resynchronization. During undefined data, some noise might be generated in the audio signal. Also, the transition of normal to undefined data and undefined or zero data to normal creates a data discontinuity in the digital output, which can generate some noise in the audio signal.

It is recommended to set PDWN low to get stable analog performance when the sampling rate, interface mode, data format, or oversampling control is changed.




Figure 28. ADC Digital Output for Loss of Synchronization and Resynchronization

#### power down, LCF bypass, oversampling control

PDWN (pin 7) controls the entire ADC operation. During power-down mode, both the supply current for the analog portion and the clock signal for the digital portion are shut down, and power dissipation is minimized. Also, DOUT (pin 12) is disabled and no system clock is accepted during power-down mode.

**Table 4. Power-Down Control** 

PDWN	Power-down mode
LOW	Power-down mode
HIGH	Normal operation mode

The built-in function for dc component rejection can be bypassed using the BYPAS (pin 8) control. In bypass mode, the dc components of the analog input signal, internal dc offset, etc., are also converted and included in the digital output data.

Table 5. LCF Bypass Control

BYPAS	LCF (low-cut filter) mode
LOW	Normal (no dc component on DOUT) mode
HIGH	Bypass (dc component on DOUT) mode



#### power down, LCF bypass, oversampling control (continued)

OSR (pin 16) controls the oversampling ratio of the delta-sigma modulator,  $\times$ 64 or  $\times$ 128. The  $\times$ 128 mode is available for f<sub>S</sub> < 50 kHz, and must be used carefully as performance is affected by the duty cycle of the 384 f<sub>S</sub> system clock.


Table 6. Oversampling Control

OSR	Oversampling ratio
LOW	×64
HIGH	×128 (f <sub>S</sub> < 50 kHz)

#### **APPLICATION INFORMATION**

#### typical circuit connection diagram

Figure 29 illustrates a typical circuit connection diagram in which the cutoff frequency of the input HPF is about 8 Hz.



- <sup>†</sup>C<sub>1</sub>, C<sub>2</sub>: A 1-μF capacitor gives 8-Hz (τ = 1 μF × 20 kΩ) cutoff frequency for input HPF in normal operation, and requires a power-on settling time with 20-ms time constant in the power-on initialization period.
- <sup>‡</sup>C<sub>3</sub>, C<sub>4</sub>: Bypass capacitors, 0.1-μF ceramic and 10-μF tantalum, depending on layout and power supply.
- $C_5$ : 0.1- $\mu$ F ceramic and 4.7- $\mu$ F tantalum capacitors are recommended.
- ¶ C<sub>6</sub>: 0.1-μF ceramic and 4.7-μF tantalum capacitors are recommended for using a noise analog power supply. These capacitor are not required for clean analog supply.
- #R<sub>1</sub>: 1-kΩ resistor is recommended for using a noisy analog power supply. This resistor is shorted for a clean analog supply.

#### Figure 29. Typical Circuit Connection



### **APPLICATION INFORMATION**

#### board design and layout considerations

#### V<sub>CC</sub>, V<sub>DD</sub> pins

The digital and analog power supply lines to the PCM1802 should be bypassed to the corresponding ground pins with 0.1- $\mu$ F ceramic and 10- $\mu$ F tantalum capacitors as close to the pins as possible to maximize the dynamic performance of the ADC.

#### AGND, DGND pins

To maximize the dynamic performance of the PCM1802, the analog and digital grounds are not connected internally. These grounds should have very low impedance to avoid digital noise feeding back into the analog ground. They should be connected directly to each other under the parts to reduce the potential noise problem.

#### V<sub>IN</sub> pins

A  $1-\mu F$  capacitor is recommended as an ac-coupling capacitor which gives 8-Hz cutoff frequency. If a higher full-scale input voltage is required, it can be accommodated by adding only one series resistor to each V<sub>IN</sub> pin.

#### V<sub>REF</sub>1 pin

A 0.1- $\mu$ F ceramic and 10- $\mu$ F chemical capacitors are recommended between V<sub>REF</sub>1 and AGND to insure low source impedance of ADC references. These capacitors should be located as close as possible to the V<sub>REF</sub>1 pin to reduce the dynamic errors on ADC references.

#### V<sub>REF</sub>2 pin

The differential voltage between V<sub>REF</sub>2 and AGND sets the analog input full-scale range. A 0.1-µF ceramic and 10-µF chemical capacitors are recommended between V<sub>REF</sub>2 and AGND with insertion of a 1-k $\Omega$  resistor between VCC and VREF2 for using a noisy analog power supply. These capacitors and resistor are not required for clean analog supply. These capacitors should be located as close as possible to the V<sub>REF</sub>2 pin to reduce the dynamic errors on ADC references. Full-scale input level is affected by this 1-k $\Omega$  resistor and decreases by 3%.

#### DOUT pin

The DOUT pin has enough load drive capability, but locating a buffer near the PCM1802 and minimizing load capacitance is recommended if the DOUT line is long, in order to minimize the digital-analog crosstalk and maximize the dynamic performance of the ADC.

#### system clock

The quality of the system clock can influence dynamic performance, as the PCM1802 operates based on the system clock. In slave mode, it may be necessary to consider the system-clock duty cycle, jitter, and the time difference between the system clock transition and the BCK or LRCK transition.



#### MECHANICAL DATA

#### DB (R-PDSO-G\*\*) PLASTIC SMALL-OUTLINE **28 PINS SHOWN** 0,38 0,65 $\oplus$ 0,15 M 0,22 28 15 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ ٨ Gage Plane ¥ 0,25 14 1 0°-8° 0,95 0,55 Seating Plane 2,00 MAX $\bigcirc$ 0,10 0,05 MIN -PINS \*\* 14 16 20 24 28 30 38 DIM 10,50 12,90 6,50 6,50 7,50 8,50 10,50 A MAX A MIN 9,90 9,90 12,30 5,90 5,90 6,90 7,90 4040065 /D 09/00

NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated