

EN: This Datasheet is presented by the manufacturer.

Please visit our website for pricing and availability at www.hestore.hu.

8-Pin DIP High Speed Transistor Optocouplers

Single-Channel: 6N135M, 6N136M, HCPL4503M Dual-Channel: HCPL2530M, HCPL2531M

Description

The 6N135M, 6N136M, HCPL4503M, HCPL2530M, and HCPL2531M optocouplers consist of an AlGaAs LED optically coupled to a high speed photodetector transistor for each channel.

A separate connection for the bias of the photodiode improves the speed by several orders of magnitude over conventional phototransistor optocouplers by reducing the base-collector capacitance of the input transistor.

The HCPL4503M has no internal connection to the phototransistor base for improved noise immunity. An internal noise shield provides superior common mode rejection of up to $50,000 \text{ V/}\mu\text{s}$.

Features

- High Speed 1 MBit/s
- Dual-Channel: HCPL2530M, HCPL2531M
- CTR Guaranteed 0°C to 70°C
- No Base Connection for Improved Noise Immunity (HCPL4503M)
- Superior CMR of 15,000 V/us Minimum (HCPL4503M)
- Safety and Regulatory Approvals
 - ◆ UL1577, 5,000 VAC_{RMS} for 1 Minute
 - ◆ DIN EN/IEC60747-5-5
- These are Pb-Free Devices


Applications

- Line Receivers
- Pulse Transformer Replacement
- Output Interface to CMOS-LSTTL-TTL
- Wide-Bandwidth Analog Coupling

Related Resources

- https://www.onsemi.com/products/interfaces/high-performance-opto-ouplers
- https://www.onsemi.com/products/interfaces/high-performance-opto couplers/high-performance-transistor-optocouplers/hcpl0500
- https://www.onsemi.com/products/interfaces/high-performance-optocouplers/fodm452
- https://www.onsemi.com/products/interfaces/high-performance-opto couplers/low-voltage-high-performance-optocouplers/fod050l

1



MARKING DIAGRAM



6N135 = Device Number

V = DIN EN/IEC60747-5-5 Option (only appears on component ordered with this option)

XX = Two Digit Year Code, e.g., '15'

YY = Two Digit Work Week Ranging from '01' to

B = Assembly Package Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 11 of this data sheet




Figure 1. Schematics

SAFETY AND INSULATION RATINGS (As per DIN EN/IEC 60747–5–5, this optocoupler is suitable for "safe electrical insulation" only within the safety limit data. Compliance with the safety ratings shall be ensured by means of protective circuits.)

| Parameter | Characteristics | |
|---|-----------------------|-------|
| Installation Classifications per DIN VDE 0110/1.89 Table 1, For Rated Mains Voltage | I–IV | |
| <300 V _{RMS} | | I–IV |
| | <450 V _{RMS} | I–III |
| | <600 V _{RMS} | I–III |
| Climatic Classification | 40/100/21 | |
| Pollution Degree (DIN VDE 0110/1.89) | 2 | |
| Comparative Tracking Index | 175 | |

| Symbol | Parameter | Value | Unit |
|-----------------------|--|------------------|-------------------|
| V_{PR} | Input–to–Output Test Voltage, Method A, $V_{IORM} \times 1.6 = V_{PR}$, Type and Sample Test with $t_m = 10$ s, Partial Discharge < 5 pC | 1,335 | V _{peak} |
| | Input-to-Output Test Voltage, Method B, $V_{IORM} \times 1.875 = V_{PR}$, 100% Production Test with $t_m = 1$ s, Partial Discharge < 5 pC | 1,669 | V _{peak} |
| V_{IORM} | Maximum Working Insulation Voltage | 890 | V _{peak} |
| V_{IOTM} | Highest Allowable Over-Voltage | 6,000 | V _{peak} |
| | External Creepage | ≥8.0 | mm |
| | External Clearance | ≥7.4 | mm |
| | External Clearance (for Option TV, 0.4" Lead Spacing) | ≥10.16 | mm |
| DTI | Distance Through Insulation (Insulation Thickness) | ≥0.5 | mm |
| T _S | Case Temperature (Note 1) | 150 | °C |
| I _{S,INPUT} | Input Current (Note 1) | 200 | mA |
| P _{S,OUTPUT} | Output Power (Duty Factor ≤ 2.7%) (Note 1) | 300 | mW |
| R _{IO} | Insulation Resistance at T _S , V _{IO} = 500 V (Note 1) | >10 ⁹ | Ω |

^{1.} Safety limit value - maximum values allowed in the event of a failure.

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^{\circ}C$ unless otherwise noted)

| Symbol | Parameter | Test Conditions | Value | Unit |
|------------------------|--|---------------------------|--------------|------|
| T _{STG} | Storage Temperature | | -40 to +125 | °C |
| T _{OPR} | Operating Temperature | | -40 to +100 | °C |
| T_J | Junction Temperature | | -40 to +125 | °C |
| T _{SOL} | Lead Solder Temperature | | 260 for 10 s | °C |
| EMITTER | | | | |
| I _F (avg) | DC/Average Forward Input Current Each Channel (Note 2) | | 25 | mA |
| I _F (pk) | Peak Forward Input Current Each Channel (Note 3) | 50% Duty Cycle, 1 ms P.W. | 50 | mA |
| I _F (trans) | Peak Transient Input Current Each Channel | ≤1 μs P.W., 300 pps | 1.0 | Α |
| V_{R} | Reverse Input Voltage Each Channel | | 5 | V |
| P_{D} | Input Power Dissipation Each Channel (Note 4) | | 45 | mW |
| DETECTOR | | | | |
| I _O (avg) | Average Output Current Each Channel | | 8 | mA |
| I _O (pk) | Peak Output Current Each Channel | | 16 | mA |
| V _{EBR} | Emitter-Base Reverse Voltage | 6N135M and 6N136M | 5 | V |
| V _{CC} | Supply Voltage | | -0.5 to 30 | V |
| Vo | Output Voltage | | -0.5 to 20 | V |
| Ι _Β | Base Current | 6N135M and 6N136M | 5 | mA |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

100

mW

2. Derate linearly above 70°C free-air temperature at a rate of 0.8 mA/°C.

Output Power Dissipation Each Channel (Note 5)

- 3. Derate linearly above 70°C free-air temperature at a rate of 1.6 mA/°C.
- 4. Derate linearly above 70°C free–air temperature at a rate of 0.9 mW/°C.
- 5. Derate linearly above 70°C free-air temperature at a rate of 2.0 mW/°C.

RECOMMENDED OPERATING CONDITIONS

 P_D

| Symbol | Parameter | Min | Max | Unit |
|-----------------|------------------------------------|-----|------|------|
| V _{CC} | Supply Voltage | 4.5 | 20.0 | V |
| T _A | Ambient Operating Temperature | 0 | 70 | °C |
| I _{FL} | Input Current, Low Level | 0 | 250 | μΑ |
| I _{FH} | Input Current, High Level (Note 6) | 6.3 | 20.0 | mA |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

^{6. 6.3} mA is a guard banded value which allows for at least 20% CTR degradation. Initial input current threshold value is 5.0 mA or less.

ELECTRICAL CHARACTERISTICS

| Symbol | Parameter | Device | Test Conditions | Min | Тур | Max | Unit | | |
|-------------------------|---|---------------------------------|--|-----|--------|------|-------|--|--|
| INDIVIDUA | NDIVIDUAL COMPONENT CHARACTERISTICS (V _{CC} = 5.0 V, T _A = 0°C to 70°C unless otherwise specified.) | | | | | | | | |
| EMITTER | | | | | | | | | |
| V _F | Input Forward Voltage | All | I _F = 16 mA, T _A = 25°C | - | 1.45 | 1.70 | V | | |
| | | All | I _F = 16 mA | - | - | 1.80 | | | |
| B _{VR} | Input Reverse Breakdown Voltage | All | I _R = 10 μA | 5 | 21 | _ | V | | |
| $\Delta V_F/\Delta T_A$ | Temperature Coefficient of Forward Voltage | All | I _F = 16 mA | - | -1.7 | | mV/°C | | |
| DETECTO | R | | | | | | | | |
| | Logic High Output Current | All | $I_F = 0 \text{ mA}, V_O = V_{CC} = 5.5 \text{ V}, T_A = 25^{\circ}\text{C}$ | - | 0.0007 | 0.5 | μΑ | | |
| I _{OH} | | 6N135M, 6N136M, HCPL4503M | $I_F = 0 \text{ mA}, V_O = V_{CC} = 15 \text{ V}, T_A = 25^{\circ}\text{C}$ | - | 0.0019 | 1 | | | |
| | | All | I _F = 0 mA, V _O = V _{CC} = 15 V | - | - | 50 | | | |
| I _{CCL} | Logic Low Supply Current | 6N135M, 6N136M, HCPL4503M | I_F = 16 mA, V_O = Open, V_{CC} = 15 V | - | 163 | 200 | μΑ | | |
| 002 | COL | HCPL2530M, HCPL2531M | $I_{F1} = I_{F2} = 16 \text{ mA}, V_O = \text{Open},$ $V_{CC} = 15 \text{ V}$ | - | - | 400 | | | |
| I _{CCH} | Logic High Supply Current | 6N135M, 6N136M, HCPL4503M | $I_F = 0$ mA, $V_O = Open$, $V_{CC} = 15$ V | - | 0.0004 | 2 | μΑ | | |
| | | HCPL2530M, HCPL2531M | $I_F = 0$ mA, $V_O = Open$, $V_{CC} = 15$ V | _ | _ | 4 | | | |

TRANSFER CHARACTERISTICS ($T_A = 0^{\circ}C$ to $70^{\circ}C$ unless otherwise specified.)

| COUPLED | COUPLED | | | | | | | |
|-----------------|---------------------------------|------------------------------------|--|--------------------------|----|------|-----|---|
| CTR | Current Transfer Ratio (Note 7) | 6N135M, HCPL2530M | $I_F = 16 \text{ mA}, V_O = 0.4 \text{ V}, V_{CC} = 4.5 \text{ V}, T_A = 25^{\circ}\text{C}$ | | 7 | 38 | 50 | % |
| | | 6N136M, HCPL4503M, HCPL2531M | | | 19 | 38 | 50 | % |
| | | 6N135M | $I_F = 16 \text{ mA}, V_{CC} = 4.5 \text{ V}$ | V _{OL} = 0.4 V | 5 | _ | - | % |
| | | HCPL2530M | | V _{OL} = 0.5 V | | | | |
| | | 6N136M, HCPL4503M | | V _{OL} = 0.4 V | 15 | - | - | % |
| | | HCPL2531M | | V _{OL} = 0.5 V | | | | |
| V _{OL} | Logic LOW Output | 6N135M | I _F = 16 mA, I _O = 1.1 mA, \ | / _{CC} = 4.5 V, | - | 0.12 | 0.4 | V |
| | Voltage | HCPL2530M | T _A = 25°C | | | | 0.5 | |
| | | 6N136M, HCPL4503M | $I_F = 16 \text{ mA}, I_O = 3 \text{ mA}, V_O$ $T_A = 25^{\circ}\text{C}$ | _{CC} = 4.5 V, | - | 0.20 | 0.4 | |
| | | HCPL2531M | | | | | 0.5 | |
| | | 6N135M, HCPL2530M | $I_F = 16 \text{ mA}, I_O = 0.8 \text{ mA}, V$ | / _{CC} = 4.5 V | - | 0.11 | 0.5 | |
| | | HCPL4503M, HCPL2531M | $I_F = 16 \text{ mA}, I_O = 2.4 \text{ mA}, V$ | / _{CC} = 4.5 V | ı | 0.18 | 0.5 | |

ELECTRICAL CHARACTERISTICS (continued)

| Symbol | Parameter | Device | Test Conditions | Min | Тур | Max | Unit |
|------------------|--------------------------------|------------------------------------|--|--------|--------|-----|------|
| SWITCHIN | IG CHARACTERISTICS (T | ั _A = 0°C to 70°C เ | unless otherwise specified.) | | | | |
| t _{PHL} | Propagation Delay Time | 6N135M | $T_A = 25^{\circ}C$, $R_L = 4.1 \text{ k}\Omega$, $I_F = 16 \text{ mA}$ | - | 0.23 | 1.5 | μs |
| | to Logic LOW | HCPL2530M | (Note 8) (Figure 14) | | 0.25 | | |
| | | 6N136M, HCPL4503M | T_A = 25°C, R_L = 1.9 k Ω , I_F = 16 mA (Note 9) (Figure 14) | - | 0.25 | 0.8 | μs |
| | | HCPL2531M | | | 0.28 | | |
| | | 6N135M, HCPL2530M | R_L = 4.1 kΩ, I_F = 16 mA (Note 8) (Figure 14) | - | _ | 2.0 | μs |
| | | 6N136M, HCPL4503M, HCPL2531M | R_L = 1.9 kΩ, I_F = 16 mA (Note 9) (Figure 14) | - | - | 1.0 | μs |
| t _{PLH} | Propagation Delay Time | 6N135M | $T_A = 25^{\circ}C$, $R_L = 4.1 \text{ k}\Omega$, $I_F = 16 \text{ mA}$ | _ | 0.45 | 1.5 | μs |
| | to Logic HIGH | to Logic HIGH (Note 8) (Figure 14) | | 0.29 | | | |
| | | 6N136M, HCPL4503M | T_A = 25°C, R_L = 1.9 k Ω , I_F = 16 mA (Note 9) (Figure 14) | - | 0.26 | 0.8 | μs |
| | | HCPL2531M | | | 0.18 | | |
| | | 6N135M, HCPL2530M | R_L = 4.1 kΩ, I_F = 16 mA (Note 8) (Figure 14) | _ | - | 2.0 | μs |
| | | 6N136M, HCPL4503M, HCPL2531M | R_L = 1.9 kΩ, I_F = 16 mA (Note 9) (Figure 14) | - | - | 1.0 | μs |
| CM _H | Common Mode Transient Immunity | 6N135M, HCPL2530M | I_F = 0 mA, V_{CM} = 10 V_{P-P} , R_L = 4.1 kΩ, T_A = 25°C (Note 10) (Figure 15) | _ | 10,000 | - | V/μs |
| | at Logic High | 6N136M, HCPL2531M | I_F = 0 mA, V_{CM} = 10 V_{P-P} , R_L = 1.9 kΩ, T_A = 25°C (Note 10) (Figure 15) | _ | 10,000 | - | |
| | | HCPL4503M | I_F = 0 mA, V_{CM} = 1,500 V_{P-P} , R_L = 4.1 kΩ, T_A = 25°C (Note 10) (Figure 15) | 15,000 | 50,000 | - | |
| CM _L | Common Mode Transient Immunity | 6N135M, HCPL2530M | I_F = 16 mA, V_{CM} = 10 V_{P-P} , R_L = 4.1 kΩ, T_A = 25°C (Note 10) (Figure 16) | _ | 10,000 | - | V/μs |
| | at Logic Low | 6N136M, HCPL2531M | I_F = 16 mA, V_{CM} = 10 V_{P-P} , R_L = 1.9 kΩ (Note 10) (Figure 15) | _ | 10,000 | - | |
| | | HCPL4503M | I_F = 16 mA, V_{CM} = 1,500 V_{P-P} , R_L = 4.1 kΩ, T_A = 25°C (Note 10) (Figure 15) | 15,000 | 50,000 | - | |

ELECTRICAL CHARACTERISTICS (continued)

| Symbol | Parameter | Device | Test Conditions | Min | Тур | Max | Unit |
|------------------|---|-------------------------|---|-------|------------------|-----|--------------------|
| ISOLATIO | N CHARACTERISTICS (T _A | = 25°C, unless | otherwise noted.) | | | | |
| V _{ISO} | Withstand Isolation Test Voltage | All | RH \leq 50%, I _{I-O} \leq 10 μ A t = 1 minute, f = 50 Hz (Note 11) (Note 13) | 5,000 | - | - | VAC _{RMS} |
| R _{I-O} | Resistance (Input to Output) | All | V _{I-O} = 500 V _{DC} (Note 11) | - | 10 ¹¹ | - | Ω |
| C _{I-O} | Capacitance (Input to Output) | All | f = 1 MHz, V _{I-O} = 0 V _{DC} (Note 11) | - | 1 | - | pF |
| I _{I-I} | Input-Input Insulation Leakage Current | HCPL2530M, HCPL2531M | RH \leq 45%, V_{I-I} = 500 V_{DC} , t = 5 s (Note 12) | - | <1 | - | nA |
| R _{I-I} | Input-Input Resistance | HCPL2530M, HCPL2531M | V _{I-I} = 500 V _{DC} (Note 12) | - | 10 ¹² | - | Ω |
| C _{I-I} | Input-Input Capacitance | HCPL2530M, HCPL2531M | f = 1 MHz (Note 12) | - | 0.2 | - | pF |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- 7. Current Transfer Ratio is defined as a ratio of output collector current, I_O, to the forward LED input current, I_F, times 100%.
- 8. The 4.1 k Ω load represents 1 LSTTL unit load of 0.36 mA and 6.1 k Ω pull-up resistor.
- 9. The 1.9 k Ω load represents 1 TTL unit load of 1.6 mA and 5.6 k Ω pull-up resistor.
- 10. Common mode transient immunity in logic high level is the maximum tolerable (positive) dV_{cm}/dt on the leading edge of the common mode pulse signal, V_{CM}, to assure that the output will remain in a logic high state (i.e., V_O > 2.0 V).

 Common mode transient immunity in logic low level is the maximum tolerable (negative) dV_{cm}/dt on the trailing edge of the common mode pulse signal, V_{CM}, to assure that the output will remain in a logic low state (i.e., V_O < 0.8 V).
- 11. Device is considered a two terminal device: pins 1, 2, 3 and 4 are shorted together and pins 5, 6, 7 and 8 are shorted together.
- 12. Measured between pins 1 and 2 shorted together, and pins 3 and 4 shorted together.
- 13.5000 V_{RMS} for 1 minute duration is equivalent to 6000 V_{RMS} for 1 second duration.

TYPICAL PERFORMANCE CURVES

(For single-channel devices; 6N135M, 6N136M, and HCPL4503M.)




Figure 2. Normalized CTR vs. Forward Current




Figure 3. Normalized CTR vs. Temperature




Figure 4. Output Current vs. Output Voltage




Figure 5. Logic High Output Current vs. Temperature




Figure 6. Propagation Delay vs. Temperature




Figure 7. Propagation Delay vs. Load Resistance

TYPICAL PERFORMANCE CURVES

(For dual-channel devices; HCPL2530M and HCPL2531M.)




Figure 8. Normalized CTR vs. Forward Current




Figure 9. Normalized CTR vs. Temperature




Figure 10. Output Current vs. Output Voltage




Figure 11. Logic High Output Current vs.
Temperature




Figure 12. Propagation Delay vs. Temperature






Figure 13. Propagation Delay vs. Load Resistance





Test Circuit for 6N135M, 6N136M, and HCPL4503M

Test Circuit for HCPL2530M and HCPL2531M






Figure 14. Switching Time Test Circuit



Test Circuit for 6N135M, 6N136M, and HCPL4503M



Test Circuit for HCPL2530M and HCPL2531M





Figure 15. Common Mode Immunity Test Circuit



| Profile Freature | Pb-Free Assembly Profile |
|---|--------------------------|
| Temperature Min. (Tsmin) | 150°C |
| Temperature Max. (Tsmax) | 200°C |
| Time (t _S) from (Tsmin to Tsmax) | 60 to 120 s |
| Ramp-up Rate (t _L to t _P) | 3°C/second maximum |
| Liquidous Temperature (T _L) | 217°C |
| Time (t _L) Maintained Above (T _L) | 60 to 150 s |
| Peak Body Package Temperature | 260°C +0°C / -5°C |
| Time (t _P) within 5°C of 260°C | 30 s |
| Ramp-down Rate (T _P to T _L) | 6°C/s maximum |
| Time 25°C to Peak Temperature | 8 minutes maximum |

Figure 16. Reflow Profile

ORDERING INFORMATION


| Part Number | Package | Shipping [†] |
|-------------|--|-----------------------|
| 6N135M | PDIP8 9.655x6.61, 2.54P DIP 8–Pin | 50 Units / Tube |
| 6N135SM | PDIP8 GW SMT 8-Pin (Lead Bend) | |
| 6N135SDM | SDM PDIP8 GW SMT 8-Pin (Lead Bend) | |
| 6N135VM | PDIP8 9.655x6.61, 2.54P DIP 8-Pin, DIN IEC60747-5-5 Option | 50 Units / Tube |
| 6N135SVM | PDIP8 GW SMT 8-Pin (Lead Bend), DIN EN/IEC 60747-5-5 Option | 50 Units / Tube |
| 6N135SDVM | PDIP8 GW SMT 8-Pin (Lead Bend), DIN EN/IEC 60747-5-5 Option | 1,000 / Tape and Reel |
| 6N135TVM | PDIP8 6.6x3.81, 2.54P DIP 8-Pin, 0.4" Lead Spacing, DIN EN/IEC 60747-5-5 Option | 50 Units / Tube |
| 6N135TSVM | PDIP8 GW 50 Unit SMT 8-Pin, 0.4" Lead Spacing, DIN EN/IEC 60747-5-5 Option | |
| 6N135TSR2VM | PDIP8 GW SMT 8-Pin, 0.4" Lead Spacing, DIN EN/IEC 60747-5-2 Option | 1,000 / Tape and Reel |


[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

NOTE: The product orderable part number system listed in this table also applies to the 6N136M, HCPL4503M, HCPL2530M and HCPL2531M product families.

PDIP8 6.6x3.81, 2.54P CASE 646BW ISSUE O

DATE 31 JUL 2016







| DOCUMENT NUMBER: | 98AON13445G | Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | |
|------------------|-----------------------|---|-------------|--|
| DESCRIPTION: | PDIP8 6.6X3.81, 2.54P | | PAGE 1 OF 1 | |


ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

PDIP8 9.655x6.6, 2.54P CASE 646CQ ISSUE O

DATE 18 SEP 2017









| DOCUMENT NUMBER: | 98AON13446G | Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | |
|------------------|------------------------|--|-------------|--|
| DESCRIPTION: | PDIP8 9.655X6.6, 2.54P | | PAGE 1 OF 1 | |

ON Semiconductor and at a trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

PDIP8 GW CASE 709AC ISSUE O

DATE 31 JUL 2016





5.08 (MAX)

3.68-3.94

0.51 (MIN)


1.14-1.78

(0.78)

2.54BSC

0.41-0.56

LAND PATTERN RECOMMENDATION




NOTES:


- A) NO STANDARD APPLIES TO THIS PACKAGE
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSION

| DOCUMENT NUMBER: | 98AON13447G | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
|------------------|-------------|---|-------------|
| DESCRIPTION: | PDIP8 GW | | PAGE 1 OF 1 |


ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.


PDIP8 GW CASE 709AD ISSUE O





LAND PATTERN RECOMMENDATION





NOTES:

- A) NO STANDARD APPLIES TO THIS PACKAGE
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSION

| DOCUMENT NUMBER: | 98AON13448G | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
|------------------|-------------|---|-------------|
| DESCRIPTION: | PDIP8 GW | | PAGE 1 OF 1 |

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.org/www.onsemi.or

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales