

EN: This Datasheet is presented by the manufacturer.

Please visit our website for pricing and availability at www.hestore.hu.

# *MP8017*



**IEEE 802.3af-Compliant PoE PD Solution** with Primary- or Secondary-Side Regulation **Active-Clamp Flyback Converter** 

## DESCRIPTION

The MP8017 is an integrated, IEEE 802.3afcompliant, power over Ethernet (PoE) powered device (PD) with a flyback power converter. It is targeted for small-sized, 13W, isolated PoE applications.

The PD interface has all the functions of IEEE 802.3af, including detection, classification, inrush current limit, operation current limit, and a 100V hot-swap MOSFET.

The flyback converter is specifically designed for active-clamp primary-side regulation (PSR) flyback topologies. PSR provides a small-sized solution. The MP8017 can also be set to a secondary-side regulation (SSR) active-clamp flyback topology. SSR optimizes regulation through the optocoupler from the secondary side.

The MP8017 can support a front-end solution for PoE PD applications with a minimal number of external components. It is available in a QFN-19 (3mmx4mm) package.

## **FEATURES**

- IEEE 802.3af-Compliant
- 100V. 0.5Ω Powered Device (PD) Input MOSFET
- Active-Clamp Primary-Side Regulation (PSR) Flyback without Auxiliary Winding
- Active-Clamp Secondary-Side Regulation (SSR) Flyback through Optocoupler
- $0.37\Omega$  and  $0.75\Omega$  Integrated Flyback **MOSFETs**
- Configurable Frequency Up to 650kHz
- 1.5A Switching Current Limit
- Output Diode Compensation in PSR Mode
- Configurable Soft-Start Time
- EMI Reduction with Frequency Dithering
- Overload Protection (OLP), Over-Voltage Protection (OVP), and Over-Temperature Protection (OTP) with Hiccup Mode
- Available in QFN-19 (3mmx4mm) Package Optimized Performance with ---- MPL MPS Inductor MPL-AT Series


## APPLICATIONS


- IEEE 802.3af-Compliant Devices
- **Security Cameras**
- **VoIP Phones**
- Wireless Local Area Network (WLAN) Access Points)
- Internet of Things (IoT) Devices

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.



# **TYPICAL APPLICATION**







## **ORDERING INFORMATION**

Part Number*	Package	Top Marking	MSL Rating
MP8017GL	QFN-19(3mmx4mm)	See Below	1

\*For Tape & Reel, add suffix -Z (e.g. MP8017GL-Z).

## **TOP MARKING**


MPYW 8017 LLL

MP: MPS prefix Y: Year code W: Week code

8017: First four digits of the part number

LLL: Lot number

## **PACKAGE REFERENCE**



© 2024 MPS. All Rights Reserved.



# **PIN FUNCTIONS**

Pin#	Name	Description
1	VDD	Positive power supply terminal from the PoE input power rail.
2	СР	Charge pump output for hot-swap FET driver power supply. Connect a $0.01\mu F$ to $0.22\mu F$ capacitor from CP to VDD.
3	DET	Powered device (PD) detection and power enable pin. Connect a $24.9 k\Omega$ resistor between VDD and DET for PoE detection. Pull DET low to disable the class function, hotswap MOSFET, and flyback converter.
4	CLASS	<b>Classification pin</b> . Connect a resistor from CLASS to AGND to configure the classification current.
5	M/D	<b>Feedback MODE and dither function selection pin.</b> See Table 2 on page 21 for the detailed function setting.
6	FSW	<b>Switching Frequency setting pin</b> . Connect an external resistor from the FSW pin to AGND to set the switching frequency (fsw).
7	SS	Soft start and hiccup period control pin. Connect one capacitor between the SS pin and AGND. SS controls the FB ramping slew rate in primary-side regulation (PSR) mode and controls the COMP ramp slew rate in secondary-side regulation (SSR) mode. The SS pin also controls the hiccup mode protection time period.
8	COMP	<b>Feedback loop control pin.</b> COMP is the FB error amplifier (EA) output pin for PSR mode and the feedback pin for SSR mode.
9	VDIODE	Output rectifier diode voltage drop compensation pin. A resistor connected from the VDIODE pin to AGND compensates the output voltage for different switching currents.
10	VCC	DC/DC converter internal circuit power supply pin. The VCC pin is powered through the internal LDO from VBUS. Connect a minimum 2.2µF capacitor from VCC to AGND to bypass the internal regulator. VCC also can be powered from external power to reduce internal LDO loss, but the external voltage should be clamped below 6.5V.
11	AGND	Analog signal power ground.
12	FB	Output voltage feedback in PSR mode, and PSR\SSR OVP pin. In PSR mode, connect one resistor from the SW pin to the FB pin to regulate the output voltage (Vout). In SSR mode, the internal EA is disabled and the output voltage signal is fed back from the COMP pin. Connect one resistor from FB to SW to set the over-voltage protection (OVP) threshold, or float the FB pin if OVP is not required.
13	BST	Bootstrap power pin for the high-side MOSFET driver. Connect one $0.22\mu F$ capacitor between BST and SW.
14	SW	Drain of the converter's main switching MOSFET.
15, 16	PGND	Power ground of the flyback converter.
17	SNBR	Active clamp snubber capacitor connection pin. The SNBR pin is connected to the drain of the internal SYNC FET.
18, 19	VBUS	Source of the PD hot-swap MOSFET. The VBUS pin supplies power for the flyback converter.



## ABSOLUTE MAXIMUM RATINGS (1)

VDD, VBUS, DET, SW, S	NBR
	0.3V to +105V
SW (<20ns)	3V to +110V
FBV <sub>BI</sub>	$_{\rm US}$ - 0.5V to $V_{\rm BUS}$ +0.2V
CP to VDD, BST to SW	0.3V to +7V
All other pins	0.3V to +7V
FB max source current	2mA <sup>(2)</sup>
FB max sink current	200µA <sup>(2)</sup>
Continuos power dissipat	
	2.5W
Junction temperature	
Lead temperature	260°C
Operating temperature	65°C to +150°C
Recommended Opera	ting Conditions (4)
Supply voltage (V <sub>DD</sub> )	0V to 57V
FB max source current	
FB sink current	
Operating junction temp (	

Thermal Resistance	$oldsymbol{ heta}_{JA}$	$\boldsymbol{\theta}$ JC
QFN-19 (3mmx4mm)		
EVL8017-L-00A (5)	50	4°C/W
JESD51-7 <sup>(6)</sup>	45	5.2°C/W

#### Notes:

- 1) Exceeding these ratings may damage the device.
- The FB maximum sink/source current should be limited. See the FB Maximum Sink/Source Current Setting section on page 23 for more details.
- 3) The maximum allowable power dissipation is a function of the maximum junction temperature,  $T_J$  (MAX), the junction-to-ambient thermal resistance,  $\theta_{JA}$ , and the ambient temperature,  $T_A$ . The maximum allowable continuous power dissipation at any ambient temperature is calculated by  $P_D$  (MAX) = ( $T_J$  (MAX)  $T_A$ ) /  $\theta_{JA}$ . Exceeding the maximum allowable power dissipation can cause excessive die temperature, and the regulator may go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 5) Measured on EVL8017-L-00A (2-layer, 42mmx60mm) PCB.
- 6) The value of θ<sub>JA</sub> given in this table is only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD51-7, and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application.



## **ELECTRICAL CHARACTERISTICS**

 $V_{DD} = 48 \text{ V}$ ,  $T_J = -40 ^{\circ}\text{C}$  to  $+125 ^{\circ}\text{C}$  (7), typical values are tested at  $T_J = 25 ^{\circ}\text{C}$ , unless otherwise noted.

Parameter	Symbol	Condition		Тур	Max	Units	
Detection							
Detection on	V <sub>DET-ON</sub>	V <sub>DD</sub> rising		1.2	1.5	V	
Detection off	V <sub>DET-OFF</sub>	V <sub>DD</sub> rising	10.1	11		V	
DET leakage current	$V_{DET\text{-}LK}$	$V_{DET} = V_{DD} = 57V$ , measure $I_{DET}$		0.1	5	μA	
Bias current	V <sub>DET-BIAS</sub>	V <sub>DD</sub> = 10.1V, float DET pin, not in mark event, measure I <sub>SUPPLY</sub>			12	μA	
Detection current	I <sub>DET</sub>	$V_{DD} = 2V$ , measure Isupply, $R_{DET} = 24.9k\Omega$	80	82.5	85	μΑ	
Detection current	IDET	$V_{DD}$ = 10.1V, measure I <sub>SUPPLY</sub> , $R_{DET}$ = 24.9k $\Omega$	400	410	420	μΑ	
DET disable threshold	V <sub>DET-SD</sub>	Disable functions except detection, DET falling edge	2.9	3.2	3.5	V	
DET disable threshold hysteresis	VDET-SD-HYS			0.5		V	
Classification							
Classification stability time				0.25		ms	
CLASS output voltage	VCLASS	13V < V <sub>DD</sub> < 21V, 1mA < I <sub>CLASS</sub> < 44mA	1.11	1.16	1.21	V	
		$13 \le V_{VDD} \le 21V$ , guaranteed by $V_{CLASS}$					
		$R_{CLASS} = 578\Omega$ , $13V \le V_{DD} \le 21V$	1.8	2	2.4		
Classification current	Iclass	$R_{CLASS} = 110\Omega$ , $13V \le V_{DD} \le 21V$	9.9	10.55	11.3	mA	
Classification current		$R_{CLASS} = 62\Omega$ , $13V \le V_{DD} \le 21V$	17.7	18.7	19.8		
		$R_{CLASS} = 41.2\Omega$ , $13V \le V_{DD} \le 21V$	26.6	28.15	29.7		
		$R_{CLASS} = 28.7\Omega$ , $13V \le V_{DD} \le 21V$	38.2	40.4	42.6		
Classification lower threshold	V <sub>CL-ON</sub>	Regulator turns on, V <sub>DD</sub> rising		12.6	13.2	V	
Classification lower threshold hysteresis	V <sub>CL-L-HYS</sub>	Lower threshold hysteresis	1.3	1.5	1.7	V	
Classification upper threshold	V <sub>CL-OFF</sub>	Regulator turns off, V <sub>DD</sub> rising	21.2	22.2	23.2	V	
Classification upper threshold hysteresis	V <sub>CL-U-HYS</sub>	Upper threshold hysteresis		0.5		V	
Mark event reset threshold	V <sub>MARK-L</sub>			5	5.5	٧	
Max mark event voltage	V <sub>MARK-H</sub>			11.1	11.8	V	
Mark event current	I <sub>MARK</sub>			2	2.5	mA	
Mark event resistance	RMARK	2-point measurement at 5.5V and 10.1V, ΔV/ΔI				kΩ	
IC supply current during classification	I <sub>IN-CLASS</sub>	V <sub>DD</sub> = 17.5V, CLASS floating		120	200	μΑ	
Class leakage current	I <sub>LEAKAGE</sub>	$V_{CLASS} = 0V, V_{DD} = 57V$			1	μA	



# **ELECTRICAL CHARACTERISTICS** (continued)

 $V_{DD}$  = 48 V,  $T_{J}$  = -40°C to +125°C (7), typical values are tested at  $T_{J}$  = 25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
PD Under-Voltage Lockout	(UVLO)					
VDD turn-on threshold	$V_{DD-R}$	V <sub>DD</sub> rising	35	37.5	40	V
VDD turn-off threshold	$V_{DD-F}$	V <sub>DD</sub> falling	30	32	34	V
VDD UVLO hysteresis	V <sub>DD-HYS</sub>		5	5.5		V
Input leakage current	$V_{DD ext{-}LK}$	$V_{DD} = 29.5V$			50	μA
IC supply current during operation	lα	No load, fsw = 500kHz		3.5	4.0	mA
Pass Device and Current Li	mit					
PD MOSFET on resistance	R <sub>ON-PD</sub>	360mA load on VBUS		0.5		Ω
CP regulation voltage	V <sub>CP</sub>			5.5		V
PD current limit	I <sub>PD-LIMT</sub>	$V_{BUS}$ drop from $V_{DD}$ , $V_{DD}$ - $V_{BUS}$ = 1V	390	420		mA
Inrush current limit	Inrush	$V_{BUS}$ ramps up from low to high, $V_{DD}$ - $V_{BUS}$ = 1 $V$		120		mA
Inrush current termination	ITERM	V <sub>BUS</sub> rising, I <sub>TERM</sub>		96		mA
Inrush to operation mode delay	tdelay		80	100		ms
Current foldback threshold	V <sub>BUS-FOLD</sub>	V <sub>BUS</sub> falling, V <sub>DD</sub> - V <sub>BUS</sub>		10		V
Foldback deglitch time	tbus-fold	V <sub>BUS</sub> falling to inrush current		1		ms
V <sub>BUS</sub> Over-Voltage Protection	n (OVP)					
V <sub>BUS</sub> maximum regulated voltage	V <sub>BUS-CLAMP</sub>		58	61	64	<
Converter Power Supply						
Converter V <sub>BUS</sub> UVLO rising threshold	V <sub>BUS-R</sub>	V <sub>BUS</sub> start charge V <sub>CC</sub>		10		٧
Converter V <sub>BUS</sub> UVLO falling threshold	V <sub>BUS-F</sub>	V <sub>BUS</sub> stop charge V <sub>CC</sub>		8		٧
V <sub>CC</sub> regulation	Vcc	Load = 0mA to 10mA	5.2	5.5	5.8	V
Vcc UVLO rising threshold	V <sub>CC-R</sub>	V <sub>DD</sub> exceeds the UVLO threshold, V <sub>CC</sub> rising	4.4	4.6	4.8	٧
V <sub>CC</sub> UVLO falling threshold	V <sub>CC-F</sub>	V <sub>DD</sub> exceeds the UVLO threshold, V <sub>CC</sub> falling	4.2	4.4	4.6	٧
SNBR discharge threshold before switching		V <sub>SNBR</sub> - V <sub>BUS</sub>		1.5		٧
SNBR discharge current		Discharge to V <sub>BUS</sub>		1.2		mA
Feedback (FB) Voltage						
ED regulation current	l	V <sub>BUS</sub> = 37V - 57V, T <sub>J</sub> = 25°C	99	100	101	μA
FB regulation current	I <sub>FB-REG</sub>	$V_{BUS} = 37V - 57V$ , $T_{J} = -40^{\circ}C$ to $+125^{\circ}C$	98	100	102	μA
FB to V <sub>BUS</sub> offset voltage	V <sub>FB-OFFSET</sub>	V <sub>FB</sub> - V <sub>BUS</sub> , 100μA pull up on FB	-50	0	+50	mV
FB feedback OVP threshold	I <sub>FB-OVP</sub>		115	125	135	μΑ



# **ELECTRICAL CHARACTERISTICS** (continued)

 $V_{DD} = 48 \text{ V}$ ,  $T_J = -40 ^{\circ}\text{C}$  to  $+125 ^{\circ}\text{C}$  (7), typical values are tested at  $T_J = 25 ^{\circ}\text{C}$ , unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Error Amplifier (EA)			•			
Error amplifier gain		PSR mode, $I_{FB}$ is $\pm 5\mu A$ from $I_{FB-REG}$ , $V_{COMP} = 1.5V$		12		μ <b>Α</b> / μ <b>Α</b>
Amplifier maximum source current	I <sub>EA-SOURCE</sub>	PSR mode, V <sub>COMP</sub> = 1.5V, I <sub>FB</sub> = 90µA		-110		μA
Amplifier maximum sink current	I <sub>EA-SINK</sub>	PSR MODE, $V_{COMP} = 1.5V$ , $I_{FB} = 110\mu A$		110		μΑ
COMP high voltage	V <sub>COMP_H</sub>	PSR mode, I <sub>FB</sub> = 90µA SSR mode, float COMP		3.2		V
COMP pull-up resistors	RCOMP	SSR mode	9	10	11	kΩ
COMP pull-up bias current	ICOMP-BIAS	SSR mode	90	105	120	μΑ
PSR Mode Regulation Com		Continue	30	100	120	μΛ
V <sub>OUT</sub> compensation gain		LS-FET current to VDIODE voltage gain		1		V/A
Switching MOSFET		To the control of the		•		.,,,,
Low-side MOSFET (LS-FET) on resistance	Ron-LS			0.37		Ω
High-side MOSFET (HS- FET) on resistance	R <sub>ON-HS</sub>			0.75		Ω
LS-FET leakage current	I <sub>LS-LK</sub>	SW - PGND = 100V		0.1	10	μΑ
HS-LET leakage current	H <sub>LS-LK</sub>	V <sub>BUS</sub> - SW = 100V		0.1	10	μΑ
M/D Pin Setting						
M/D pin detection current	I <sub>M/D</sub>		90	107	124	μΑ
M/D detection period	t <sub>M/D</sub>			250		μs
		Voltage level 1 range			0.1	V
M/D pin detection threshold	V <sub>M/D</sub>	Voltage level 2 range	0.5		0.95	V
voltage (8)	V M/D	Voltage level 3 range	1.15		1.95	V
		Voltage level 4 range	2.15			V
Frequency Dither						
Dither frequency range (9)				±6%		fsw
Dither injection frequency (9)				9		kHz
Overload Protection (OLP),	Short-Circ	uit Protection (SCP), Over-Voltage Prote	ection (	OVP)		
LS-FET switching current limit	I <sub>LS-LIM</sub>		1.3	1.5	1.65	Α
SCP limit	I <sub>LS-SCP</sub>			2.1		Α
HS-FET and LS-FET zero- current detection (ZCD)	I <sub>ZCD</sub>			0		mA
HS-FET negative current limit	IHS_LIM	SNBR to SW	-0.9	-0.8	-0.7	Α



# **ELECTRICAL CHARACTERISTICS** (continued)

 $V_{DD}$  = 48 V,  $T_J$  = -40°C to +125°C (7), typical values are tested at  $T_J$  = 25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
SS charge current	I <sub>SS</sub>			50		μA
Overload detection SS discharge current				20		μA
SS discharge current during protection				2		μA
SS charged threshold voltage	Vss			3.5		٧
Overload shutdown threshold voltage	V <sub>SS-P</sub>			3		٧
Protection reset threshold voltage	V <sub>SS-RESET</sub>			0.2		٧
SNBR pin over-voltage (OV) threshold	V <sub>SNBR_OVP</sub>			105		٧
Switching Frequency						
Switching frequency	fsw	$R_{FREQ} = 9.31k\Omega$	450	500	550	kHz
Switching frequency	1500	$R_{FREQ} = 18.7 k\Omega$	215	250	285	kHz
Foldback frequency	fsw-Fold	SS = 0V or $FB = 0V$		80		kHz
Minimum on time	t <sub>MIN-ON</sub>			200		ns
Minimum off time	tmin-off		700	800	900	ns
Maximum duty cycle	D <sub>MAX</sub>			75		%
Thermal Protection						
Thermal shutdown temperature	T <sub>SD</sub>			150		°C
Thermal shutdown hysteresis	T <sub>HYS</sub>			20		°C
Over-temperature protection (OTP) cool down timer	t <sub>SD-COOL</sub>		80	100		ms


#### Notes:


- Not tested in production. Guaranteed by over-temperature correlation.
- See Table 2 on page 21 to configure different voltage levels.
- Guaranteed by sample characterization. Not tested in production.





## TYPICAL CHARACTERISTICS


 $V_{DD}$  = 48V,  $T_A$  = 25°C, unless otherwise noted.




















## TYPICAL CHARACTERISTICS (continued)


 $V_{DD} = 48V$ ,  $T_A = 25$ °C, unless otherwise noted.


















## TYPICAL CHARACTERISTICS (continued)


 $V_{DD} = 48V$ ,  $T_A = 25$ °C, unless otherwise noted.




PD Current Limit vs. Junction Temperature




Inrush Current Limit vs. Junction Temperature



LS-FET Switching Current Limit vs. Junction Temperature




# **HS-FET Negative Current Limit vs. Junction Temperature**







## TYPICAL PERFORMANCE CHARACTERISTICS

V<sub>DD</sub> = 48V, V<sub>OUT</sub> = 12V, load = 1A, PSR flyback mode, T<sub>A</sub> = 25°C, unless otherwise noted.






## **Output Voltage vs. Input Voltage**




## **Radiated Emissions Results**

LOAD CURRENT (mA)



## **Conducted Emissions Results**




FREQUENCY (kHz)



## TYPICAL PERFORMANCE CHARACTERISTICS (continued)


V<sub>DD</sub> = 48V, V<sub>OUT</sub> = 12V, load = 1A, PSR flyback mode, T<sub>A</sub> = 25°C, unless otherwise noted.





## TYPICAL PERFORMANCE CHARACTERISTICS (continued)


V<sub>DD</sub> = 48V, V<sub>OUT</sub> = 12V, load = 1A, PSR flyback mode, T<sub>A</sub> = 25°C, unless otherwise noted.





# TYPICAL PERFORMANCE CHARACTERISTICS (continued)

V<sub>DD</sub> = 48V, V<sub>OUT</sub> = 12V, load = 1A, PSR flyback mode, T<sub>A</sub> = 25°C, unless otherwise noted.





# **FUNCTIONAL BLOCK DIAGRAM**




Figure 1: Functional Block Diagram



## **OPERATION**

The MP8017 is an integrated, IEEE 802.3afcompliant, Power over Ethernet (PoE) powered device (PD) with a PD interface and flyback power converter. The power converter can be set to active-clamp primary-side regulation mode (PSR) flyback and active-clamp secondary-side regulation (SSR) flyback mode. It is targeted for small-sized, 13W, isolated PoE applications. The PD can also respond to IEEE802.3at power-sourcing equipment (PSE) at a class 4 level. Figure 1 on page 17 shows the internal block diagram.

## **Detection (DET)**

The DET pin supports PoE detection. In detection mode, a resistor connected between DET and VDD presents as a load to the PSE. To determine the load resistance, the PSE applies two safe voltages (between 2.7V and 10.1V) while measuring the change in how much current is drawn. A 24.9k $\Omega$  resistor between VDD and DET is recommended to present a correct signature, and the valid signature resistance from the power interface (PI) is between 23.7k $\Omega$  and 26.3k $\Omega$ .

DET controls the MP8017's enable function, except for detection. By pulling DET low, the MP8017 disables classification, the input MOSFET, and flyback switching. This function can disable the flyback converter when adapter power is available on an output terminal.

## Classification

Classification mode specifies to the PSE the expected load range of the device under power (e.g. the MP8017). This allows the PSE to intelligently distribute power to as many loads as possible within its maximum current capability. IEEE802.3af classification mode is active between 14.5V and 20.5V. The MP8017 presents a current in classification mode (see Table 1).

**Table 1: CLASS Resistor Selection** 

Class	Max. Power to PD (W)	Classification Current (mA)	R <sub>CLASS</sub> (Ω)
0	12.95	2	578
1	3.84	10.55	110
2	6.49	18.7	62
3	12.95	28.15	41.2
4	25.5	40.4	28.7

# PD Under-Voltage Lockout (UVLO) and Current Limiting

When the PD is powered by the PSE and  $V_{\text{DD}}$  exceeds the turn-on threshold, the input MOSFET starts to pass a limited current ( $I_{\text{INRUSH}}$ ) to charge the bulk capacitor on VBUS.

The inrush current limit function works until the working current drops below 80% of the inrush current limit. Then the current limit changes to the normal operation current limit threshold.

After a delay (t<sub>DELAY</sub>) from when under-voltage lockout (UVLO) begins, the MP8017 asserts an internal enable (EN) signal. After the inrush period, the MP8017 goes from start-up mode to running mode. The internal EN signal can enable the flyback converter internally (see Figure 2).




Figure 2: Start-Up Sequence

If  $V_{\text{DD}}$  drops below its falling UVLO threshold, the input MOSFET and DC/DC converter are both disabled.

If the output current ( $I_{\text{OUT}}$ ) overloads on the input MOSFET, the current limit works and  $V_{\text{BUS}}$  drops.



If  $V_{DD}$  -  $V_{BUS}$  drops by more than  $V_{BUS\text{-}FOLD}$  for longer than  $t_{BUS-FOLD}$ , or  $V_{BUS}$  drops to 15V, the current limit reverts to the inrush limit value. Meanwhile, the internal EN pulls down to disable DC/DC switching. Then the device operates in a new inrush cycle; in this scenario, the internal EN signal does not have a delay.

Figure 2 on page 18 shows the sequences for the current limit and internal EN signal during start-up from the PSE's power supply.

## **VBUS Over-Voltage (OV) Clamp**

In addition to the current limit function, the PD input MOSFET can also protect VBUS from the surge voltage from VDD. If V<sub>BUS</sub> exceeds V<sub>BUS-CLAMP</sub>, the input MOSFET is regulated to keep  $V_{\text{BUS}}$  at  $V_{\text{BUS-CLAMP}}$ .

## DC/DC Converter Start-Up and Supply

The MP8017's DC/DC converter has an internal start-up circuit. When V<sub>BUS</sub> exceeds its UVLO rising threshold, the capacitor at VCC is charged through the internal LDO. Typically, V<sub>CC</sub> is regulated at 5.5V. V<sub>CC</sub> has a UVLO rising threshold, and the internal reference circuit is enabled once V<sub>CC</sub> is ready.

The DC/DC converter starts switching and regulates the isolated output when the following conditions are met:

- Both V<sub>BUS</sub> and V<sub>CC</sub> are high
- The SNBR voltage is almost equal to V<sub>BUS</sub>
- The internal EN signal from the PD is ready

## **Flyback Working Mode Detection**

The MP8017 supports active-clamp flyback control in both PSR mode and SSR mode. See Table 2 on page 21 and the Frequency Dither Function section on page 20 for more details.

After start-up, the MP8017's work mode is latched and cannot change until the flyback converter is disabled by V<sub>CC</sub> UVLO.

In PSR mode, the V<sub>OUT</sub> feedback signal is detected from the SW voltage through the FB pin without an optocoupler or auxiliary winding. In SSR mode, the V<sub>OUT</sub> feedback signal is directly detected through the COMP pin by an external diode (TL431) and optocoupler. In both modes, the frequency is constant and does not run in sleep mode under light-load conditions, which can prevent audible noise issues from the transformer.

## **Pulse-Width Modulation (PWM) Operation**

The MP8017 integrates two MOSFETs for the active-clamp flyback design.

At the beginning of each cycle, the low-side MOSFET (LS-FET) turns on, forcing the current in the transformer to increase. The current through the LS-FET is sensed. When the sum current signal and the compensation signal rises above the voltage set by the COMP pin, the LS-FET turns off. The transformer current then transmits energy from primary-side winding to secondary-side winding, and the transformer charges the output capacitor through the Schottky diode.

At the same time, the high-side MOSFET (HS-FET) turns on after LS-FET turns off, which provides a clamp loop for the energy in the transformer leakage inductance. While the HS-FET is on, the energy in the transformer leakage inductance can be absorbed by the snubber capacitor on the SNBR pin. The capacitor energy can be discharged back to the output through the transformer within the same cycle, which balances the snubber capacitor's voltage in each cycle.

The transformer's primary-side current is controlled by the COMP voltage, which itself is controlled by the feedback output voltage. This means that V<sub>OUT</sub> controls the transformer current to satisfy the load.

It is recommended to place a 4.7µF capacitor on SNBR to clamp the transformer leakage inductance energy; otherwise, the SW and SNBR voltages may become too high.

If the MP8017 stops switching due to ULVO or a protection, both the HS-FET and LS-FET stay off. There is a zero-current detection (ZCD) circuit on both the HS-FET and LS-FET to ensure that they turn off when the current is low.

#### **Voltage Control**

#### Primary-Side Regulation (PSR) Mode

Unlike a traditional flyback with opto-isolator MP8017 feedback. the can detect the transformer's primary winding voltage (V<sub>SW</sub> -V<sub>BUS</sub>) from the FB pin during the secondaryside's output diode conduction period.



Assume that the secondary winding is the master, and the primary winding is the slave. When the secondary-side diode conducts, the primary winding voltage can be calculated with Equation (1):

$$V_{PRI} = \frac{N_{P} \times (V_{OUT} + V_{DOF})}{N_{S}}$$
 (1)

Where  $V_{\text{DOF}}$  is the output diode's forward-drop voltage,  $V_{\text{OUT}}$  is the output voltage,  $V_{\text{PRI}}$  is transformer's primary winding voltage, and  $N_{\text{P}}$  and  $N_{\text{S}}$  are the turns of the primary winding and output winding, respectively.

The MP8017 senses the primary-side winding voltage through the FB pin, which generates a feedback current (I<sub>FB</sub>) through the resistor. I<sub>FB</sub> can be estimated with Equation (2):

$$I_{FB} = \frac{V_{PRI}}{R_{FR}} \tag{2}$$

Where  $I_{FB}$  is the feedback current (100 $\mu$ A), and  $R_{FB}$  is the resistor from SW pin to FB pin.




Figure 3: FB Feedback Control

The MP8017 samples the primary-side winding voltage after the LS-FET turns off. A blanking time is added so that SW's rising edge is not affected. To guarantee a sufficiently long FB sampling period, the MP8017 has a minimum LS-FET off time, which also limits the maximum duty cycle ( $D_{\text{MAX}}$ ) when the frequency is high.

During the FB sensing period, the FB signal is sent into the EA's negative input. This value is held after the sensing time window elapses.

#### Secondary-Side Regulation (SSR) Mode

The MP8017 can also be set to SSR flyback mode. In SSR mode, the  $V_{\text{OUT}}$  signal is fed back to the COMP pin through one optocoupler and TL431, the FB to COMP error amplifier is disabled, and the FB pin is only used for overvoltage protection (OVP).

#### Output Voltage (Vout) Compensation

In PSR mode, the primary-side winding waveform reflects the secondary-side winding voltage with the transformer turns ratio, but  $V_{\text{OUT}}$  differs from output winding voltage due to output diode voltage drop, as well as the power winding resistance. The dropout voltage varies when the conducted current changes. The MP8017 has a VDIODE pin, which can be used to compensate for the dropout voltage across current variations.

The MP8017 senses the LS-FET current when it is on, and then holds the current signal when the LS-FET is off. By filtering the current signal, the MP8017 controls FB's sink current on the sensed LS-FET current in each cycle. A different resistor on the VDIODE pin sets the sink current (I<sub>FBCOMP</sub>) from the FB pin, calculated with Equation (3):

$$I_{FBCOMP} = \frac{I_{IN} \times (1-n)}{D \times R_{VDIODE}}$$
 (3)

Where  $I_{\text{FBCOMP}}$  is the expected compensation current, D is the duty cycle, n is the current ripple ratio,  $I_{\text{IN}}$  is the input current, and  $R_{\text{VDIODE}}$  is the VDIODE resistor.

FB's sink current leads to a voltage drop on the feedback resistor between the SW and FB pins, which compensates for  $V_{\text{OUT}}$  when the load varies.

In SSR flyback mode, this voltage compensation function is disabled.

## **Frequency Dither Function**

The MP8017 supports frequency dithering by setting the M/D pin. During start-up, the MP8017 outputs a current ( $I_{\text{M/D}}$ ) current to M/D pin to detect the resistor setting after  $V_{\text{CC}}$  is ready (see Table 2 on page 21).



Table 2: M/	) Pin	Configuration	n Options
-------------	-------	---------------	-----------

M/D	Resistance	MODE	Dither	
Min	Typ (1%)	Max	MODE	Function?
0	0	0.68	PSR	Yes
6.2	6.8	7.5	PSR	No
13.7	15	15.4	SSR	No
24.9	Float	Float	SSR	Yes

The M/D pin's detection current lasts for a certain time  $(t_{M/D})$ . Typically, it is sufficient to connect one resistor from the M/D pin to AGND. In noisy environments, a capacitor can be connected from the M/D pin to AGND to provide filtering. The capacitance should be below 100pF so that the M/D pin voltage can rise to a steady state before MP8017 detects this voltage.

Frequency dithering is fixed at ±6% of the switching frequency (f<sub>SW</sub>), and the modulation frequency is about 9kHz.

#### Overload Protection (OLP)

The MP8017 senses the LS-FET current during each switching cycle. If the LS-FET current exceeds the current-limit threshold, the MP8017 turns off the LS-FET for that cycle. The LS-FET does not turn on again until the internal oscillator starts the next cycle, and then the current is sensed again. The MP8017 has cycle-by-cycle over current protection (OCP).

If the load continues increasing after triggering OCP, V<sub>OUT</sub> drops and the peak current triggers the switching limit every cycle. The MP8017 sets overload protection (OLP) by continuing to monitor the LS-FET current.

Once the SS voltage (V<sub>SS</sub>) is charged to 3.5V after soft start is complete, OLP is enabled. If an OCP signal is detected, the SS charging current is disabled. Then the OC discharge source is enabled, and  $V_{\rm SS}$  drops with the rate of a 20µA current. At the same time, the 50µs one-shot timer is activated, and it remains active for 50µs after the OCP condition is removed. The 20µA discharge source cannot turn off until the one-shot timer becomes inactive.

If the OC condition disappears before the 50µs time elapses, and before the SS capacitor discharges to 3V, the MP8017 returns to normal operation, and the SS capacitor charges to 3.5V with a rate of 50µA.

If the SS capacitor discharges to 3V, the MP8017 detects an overload condition and turns off the switching MOSFETs until the next restart cycle. At the same time, the 20µA discharge current is disabled and the 2µA overload discharge source is enabled. After V<sub>SS</sub> discharges to 0.2V, the MP8017 restarts with a new soft-start cycle. This is called hiccup mode protection.

The OLP detection function is disabled when  $V_{SS}$  drops below 3V; it is enabled when  $V_{SS}$ rises to 3.5V. This means that OLP only occurs after soft start completes.

#### **Short-Circuit Protection (SCP)**

When the output is shorted to the ground, the part works in OCP mode and the current is limited cycle by cycle; in this scenario, OLP may be triggered. However, if the peak current cannot be limited by the cycle-by-cycle limit due to the minimum on time, the current may become too high, and the transformer may become saturated. If the monitored LS-FET current reaches the SCP threshold, the MP8017 turns off the switching FETs and runs into hiccup mode immediately by discharging the SS capacitor with a 2µA current. The MP8017 restarts once V<sub>SS</sub> discharges to 0.2V.

If the LS-FET current does not reach the SCP threshold during SCP, but the HS-FET's negative current exceeds the negative current limit, the MP8017 initiates hiccup mode and discharges the SS capacitor with a 2µA current until V<sub>SS</sub> reaches 0.2V.

#### Over-Voltage Protection (OVP)

The MP8017 includes FB pin over-voltage protection (OVP) in both PSR and SSR mode. If the feedback current on the FB pin exceeds 125% of IREF, the MP8017 stops switching, and it enters hiccup mode immediately discharging the SS capacitor with a 2µA current. The MP8017 restarts once Vss discharges to 0.2V

To avoid a mistriggering due to the oscillation of the leakage inductance and the parasitic capacitance, the OVP sampling has a blanking time (toves).



The MP8017 also monitors the SNBR pin for maximum OVP. If the SNBR voltage exceeds 105V, the MP8017 stops all switching and enters hiccup mode.


## Soft Start (SS)

The MP8017 provides soft start by charging the SS pin's capacitor with a current source. During soft start, the SS signal ramps up slowly. The SS capacitor discharges completely in the event of a commanded shutdown, thermal shutdown, or a protection condition.

In PSR mode, the SS signal clamps the internal FB voltage until it reaches the reference voltage. In SSR mode, the SS signal clamps the COMP voltage until it reaches the level set by the switching current. The SS time is controlled by the SS capacitor.

During SS,  $f_{SW}$  folds back when  $V_{SS}$  is low. See the Switching Frequency section below for more details.

Figure 4 shows the hiccup protection logic.



**Figure 4: Hiccup Protection Logic** 

## Switching Frequency (f<sub>SW</sub>)

The MP8017's oscillating frequency is set by an external resistor connected from the FSW pin to AGND. The value of resistor can be estimated with Equation (4):

$$R_{SW} = \frac{4650}{f_{SW}} \tag{4}$$

Where  $R_{SW}$  is the frequency setting resistor, and  $f_{SW}$  is the switching frequency.

The MP8017 works with this frequency across the full load range, and this frequency does not

drop, even if the circuit operates with no load. Typically, the MP8017 is set to be between 80kHz and 650kHz in application.

The MP8017 has a frequency foldback function during soft start that prevents transformer saturation when the MP8017 triggers the LS-FET's switching minimum on time. When  $V_{\rm SS} < 0.2V$ , the foldback frequency exceeds either 80KHz or 1/4 of  $f_{\rm SW}$ . And it ramps up slowly to normal frequency with SS voltage's rising. After SS finishes, the function is disabled.

#### **BST Power Supply**

The MP8017 integrates both an LS-FET and HS-FET for an active-clamp topology. The HS-FET is supplied by the BST pin while the HS-FET turns on. During start-up, the BST pin is charged by the internal charge pump from the CP pin. During steady state switching mode, the BST capacitor can be charged up by  $V_{\rm CC}$  when the LS-FET turns on.

# Minimum on Time $(t_{MIN-ON})$ and Minimum off Time $(t_{MIN-OFF})$

The transformer's parasitic capacitance induces a current spike on the LS-FET when the LS-FET turns on. The MP8017 includes a leading edge blanking period to avoid falsely terminating the switching pulse. During this blanking period, the current-sense comparator is disabled, and the switching power FET cannot switch off.

The MP8017 also limits the minimum off time to ensure optimal function for the primary-side's feedback loop.

#### **Over-Temperature Protection (OTP)**

Thermal shutdown is implemented to prevent the chip from thermal runaway. When the silicon die temperature exceeds its upper threshold, the die shuts down the whole chip, including the PD section and flyback section.

When the temperature drops below its lower threshold, the OTP cool down timer runs out, and SNBR is discharged to be almost equal to  $V_{\text{BUS}}$ , the chip is enabled again with a new start-up cycle.



## APPLICATION INFORMATION

#### **Selecting the Detection Resistor**

In detection mode, a resistor must be connected between the DET and VDD pins to act as a load for the PSE. The resistance is calculated as a  $\Delta V/\Delta I$ , with an acceptable resistance between  $23.7k\Omega$  and  $26.3k\Omega$ . Typically, use a  $24.9k\Omega$  detection resistor.

#### **Selecting the Classification Resistor**

For the PSE to distribute power to as many loads as possible, there is a resistor between the CLASS and AGND pins. This resistor classifies the PD power level, which draws a fixed current set by the classification resistor. The power supplied to PD is set by the classification resistor (see Table 1 on page 18). The typical voltage on the CLASS pin is low, so this voltage leads to a small amount of power loss on the class resistor, even within the class 4 range.

## **Selecting the Protection TVS Diode**

To limit the input transient voltage within the absolute maximum ratings, a transient voltage suppression (TVS) diode must be placed across the input voltage (VDD to PGND). A SMAJ58A (or equivalent) diode is recommended for general indoor applications. Outdoor transient levels or special applications require additional protection.

#### Selecting the PD Input Capacitor

A 0.05µF to 0.12µF input bypass capacitor should be placed from VDD to PGND for the IEEE 802.3af standard specification. Typically, a 0.1µF, 100V ceramic capacitor is used.

## Output Voltage (Vout) Setting

The MP8017 has two feedback modes: PSR mode and SSR mode.

In PSR mode, the MP8017 senses the primary-side winding voltage through FB pin, and  $V_{\text{OUT}}$  can be calculated with Equation (5):

$$V_{OUT} = \frac{I_{FB} \times R_{FB}}{N_{p}} \times N_{s} - V_{DOF}$$
 (5)

Where  $V_{\text{OUT}}$  is the output voltage,  $R_{\text{FB}}$  is the SW to FB resistance,  $I_{\text{FB}}$  is the feedback current (100 $\mu$ A),  $V_{\text{DOF}}$  is the output diode's forward-drop voltage, and  $N_{\text{P}}$  and  $N_{\text{S}}$  are the turns of the primary winding and output winding,

respectively.

In SSR mode,  $V_{\text{OUT}}$  is set by an external reference voltage regulator (TL431). If the TL431's reference voltage is 2.5V, and the expected  $V_{\text{OUT}}$  is 12V, the upper and lower divider's resistor ratio is 3.8. Then TL431 generates an amplified signal and controls the MP8017's COMP pin through an optocoupler (e.g. PC357). COMP controls the current, and  $V_{\text{OUT}}$  is regulated based on the feedback signal.

#### FB Maximum Sink/Source Current Setting

The FB resistor is connected between the FB pin and SW pin to regulate  $V_{\text{OUT}}$ . The FB voltage is almost equal to  $V_{\text{BUS}}$  during switching.

While the primary MOSFET turns off, the SW voltage exceeds the FB voltage, so current flows into FB. During normal operation, the MP8017 regulates the sink current at  $100\mu A$ ; during OVP, the FB maximum sink current is typically  $125\mu A$ .

While the primary MOSFET turns on, the SW voltage is 0V, so current flows out of the FB pin. FB's maximum output current should be limited below 1mA by the FB resistance.

## Work Mode/Frequency Dithering Setting

Once the MP8017 is enabled, the M/D pin's current  $(I_{\text{M/D}})$  detects the M/D resistance. See Table 2 on page 21 for more details.

## Selecting the Transformer

A transformer is critical for a flyback converter since it determines the duty cycle, peak current, efficiency, MOSFET, and output diode rating.

The transformer winding ratio determines the duty cycle. Estimate the duty cycle with Equation (6):

$$D = \frac{N \times V_{OUT}}{N \times V_{OUT} + V_{IN}}$$
 (6)

Where  $V_{\text{IN}}$  is the input voltage, D is the duty cycle, and N is the transformer primary winding to output winding ratio.

For the MP8017, it is recommended to select a 2:1 ratio for a 12V output, as this matches the SW voltage rating.



The primary-side inductance affects the input current ripple's ratio factor. A high inductance results in a larger transformer size and higher cost; a low inductance results in a high switching peak current and RMS current, which reduces efficiency. Choose a primary-side inductance to make the current ripple ratio factor to be about 30% to 50%.

 $L_P$  is the primary inductance. Calculate  $L_P$  based on the minimum input voltage condition and  $f_{SW}$ , as calculated with Equation (7):

$$L_{P} = \frac{V_{IN} \times D^{2}}{2 \times n \times I_{IN} \times f_{SW}}$$
 (7)

Where n is the current ripple ratio, and  $I_{\text{IN}}$  is the input current.

The transformer should have a high saturation current to support the switching peak current; otherwise, the transformer inductance may sharply decrease.

The current rating counts the maximum RMS current, which allows current to flow through each winding. The current density should be controlled; otherwise, it can cause a high resistive power loss.

#### Output Voltage (Vout) Compensation Setting

The MP8017 senses the LS-FET current when the LS-FET is on, and controls a sink current from the FB pin based on the sensed LS-FET current in each cycle. Different resistors on the VDIODE pin set FB's sink current (see the Output Voltage ( $V_{OUT}$ ) Compensation section on page 20 for more details).

The  $V_{\text{OUT}}$  compensation function is only enabled in PSR mode.

#### **Selecting the Output Diode**

The flyback output rectifier diode supplies current to the output capacitor when the primary-side MOSFET is off. Use a Schottky diode to reduce losses from the diode's forward voltage and recovery time. The diode should be rated for a reverse voltage 1.5 times greater than  $V_{\text{DIODE}}$ , which can be estimated with Equation (8):

$$V_{\text{DIODE}} = \frac{V_{\text{IN}}}{N} + V_{\text{OUT}}$$
 (8)

Where  $V_{\text{DIODE}}$  is the output diode's reverse voltage.

The average current rating must exceed the maximum expected load current, and the peak current rating must exceed the output winding peak current.

It is recommended to use an RC snubber circuit for the output diode

## Selecting the Input Capacitor

An input capacitor is required to supply the AC ripple current to the inductor while limiting noise at the input source. A low-ESR capacitor is required to minimize the noise to the IC. Ceramic capacitors are recommended, but tantalum or low-ESR electrolytic capacitors may be sufficient. For ceramic capacitors, the capacitance dominates the input voltage ripple at the switching frequency. The input voltage ripple can be calculated with Equation (9):

$$\Delta V_{IN} = I_{IN} \times \frac{V_{IN}}{f_{SW} \times C_{IN} \times (N \times V_{OLIT} + V_{IN})}$$
 (9)

Where  $\Delta V_{\text{IN}}$  is the input voltage ripple, and  $C_{\text{IN}}$  is the input capacitor.

#### Selecting the Output Capacitor

The output capacitor maintains the DC output voltage. For the best results, use ceramic capacitors or low-ESR capacitors to minimize the output voltage ripple. For ceramic capacitors, the capacitance dominates the output ripple at the switching frequency. The output voltage ripple can be estimated with Equation (10):

$$\Delta V_{\text{OUT}} = \frac{N \times V_{\text{OUT}}}{(V_{\text{IN}} + N \times V_{\text{OUT}}) \times f_{\text{SW}}} \times \frac{I_{\text{OUT}}}{C_{\text{OUT}}} \quad (10)$$

Where  $\Delta V_{\text{OUT}}$  is the output voltage ripple,  $C_{\text{OUT}}$  is the output capacitor, and  $I_{\text{OUT}}$  is the output current.

#### **Design Example**

Table 3 shows a PSR topology flyback design example following specific application guidelines.

**Table 3: PSR Flyback Design Example** 

V <sub>IN</sub>	37V to 57V
Vout	12V
Іоит	1A



Figure 6 on page 26 shows the detailed application schematic. The typical performance and circuit waveforms are shown in the Typical Performance Characteristics section starting on page 13. For more device applications, refer to the related evaluation board datasheet.

## **PCB Layout Guidelines**

Efficient layout of the PoE front-end and high-frequency switching power supply is critical for stable operation. A poor layout may result in reduced performance, excessive EMI, resistive loss, and system instability. For the best results, refer Figure 5 and follow the guidelines below:

- 1. Keep the input switching loop between the flyback input capacitor, transformer, SW pin, and PGND as short as possible.
- Keep the output loop between the rectifier diode, output capacitor, and transformer as short as possible.
- 3. Keep the active clamp loop between the active clamp capacitor, transformer, SW pin, and SNBR pin as short as possible.
- 4. Keep the input hot-swap loop between the PD input capacitor, VDD pin, VBUS pin, and VBUS capacitor as short as possible.
- 5. Place the VCC capacitor close to the VCC pin for optimal decoupling.

- Ensure that the feedback trace is short and routed far away from noisy sources, such as SW.
- Keep other signal leads (e.g. DET, CLASS, COMP, VDIODE, SS, and FSW) as short as possible.
- Shorten the CP loop and BST loop for excellent hot-swap and HS-FET driver function.
- 9. Use a single-point connection between power GND and signal GND.
- 10. Place copper and vias under the MP8017 package for excellent thermal sinking.




Figure 5: Recommended PCB Layout

Figure 5 refers to Figure 6 on page 26. For more information, refer to the related evaluation board datasheet.



## TYPICAL APPLICATION CIRCUITS




Figure 6: Typical Application Circuit for Active-Clamp PSR Flyback (VDD = 37V to 57V, VOUT = 12V at 12W)




Figure 7: Typical Application Circuit for Active-Clamp PSR Flyback (VDD = 37V to 57V, VOUT = 5V at 12W)



# **TYPICAL APPLICATION CIRCUITS (continued)**






Figure 8: Typical Application Circuit for Active Clamp SSR Flyback (VDD = 37V to 57V, VOUT = 5V at 12W)




## **PACKAGE INFORMATION**


# **QFN-19 (3mmx4mm)**






#### **TOP VIEW**





#### **SIDE VIEW**




**RECOMMENDED LAND PATTERN** 

# NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.
- 3) JEDEC REFERENCE IS MO-220.
- 4) DRAWING IS NOT TO SCALE.



# **CARRIER INFORMATION**



_	Part Number	Package Description	Quantity/ Reel	Quantity/ Tube	Quantiy/ Tray	Reel Diameter	Carrier Tape Width	Carrier Tape Pitch
	MP8017GL-Z	QFN-19 (3mmx4mm)	5000	N/A	N/A	13in	12mm	8mm



## **REVISION HISTORY**

Revision #	Revision Date	Description	Pages Updated
1.0	2/21/2023	Initial Release	-
1.1	10/28/2024	Updated Figure 8	27

**Notice:** The information in this document is subject to change without notice. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.