


**HESTORE.HU**  
elektronikai alkatrész áruház

**EN:** This Datasheet is presented by the manufacturer.

Please visit our website for pricing and availability at [www.hestore.hu](http://www.hestore.hu).

HEXFET® Power MOSFET

- Generation V Technology
- Ultra Low On-Resistance
- Dual N and P Channel Mosfet
- Surface Mount
- Available in Tape & Reel
- Dynamic dv/dt Rating
- Fast Switching




	N-Ch	P-Ch
V <sub>DSS</sub>	30V	-30V
R <sub>DS(on)</sub>	0.050Ω	0.10Ω

**Description**

Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve the lowest possible on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design for which HEXFET Power MOSFETs are well known, provides the designer with an extremely efficient device for use in a wide variety of applications.

The SO-8 has been modified through a customized leadframe for enhanced thermal characteristics and multiple-die capability making it ideal in a variety of power applications. With these improvements, multiple devices can be used in an application with dramatically reduced board space. The package is designed for vapor phase, infra-red, or wave soldering techniques. Power dissipation of greater than 0.8W is possible in a typical PCB mount application.



**Absolute Maximum Ratings**

Parameter	Max.		Units
	N-Channel	P-Channel	
I <sub>D</sub> @ T <sub>A</sub> = 25°C	10 Sec. Pulse Drain Current, V <sub>GS</sub> @ 10V	4.7	-3.5
I <sub>D</sub> @ T <sub>A</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	4.0	-3.0
I <sub>D</sub> @ T <sub>A</sub> = 70°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	3.2	-2.4
I <sub>DM</sub>	Pulsed Drain Current ①	16	-12
P <sub>D</sub> @ T <sub>A</sub> = 25°C	Power Dissipation (PCB Mount)**	1.4	W
	Linear Derating Factor (PCB Mount)**	0.011	W/°C
V <sub>GS</sub>	Gate-to-Source Voltage	± 20	V
dv/dt	Peak Diode Recovery dv/dt ②	6.9	-6.0
T <sub>J</sub> , T <sub>STG</sub>	Junction and Storage Temperature Range	-55 to + 150	°C

**Thermal Resistance**

	Parameter	Min.	Typ.	Max.	Units
R <sub>θJA</sub>	Junction-to-Amb. (PCB Mount, steady state)**	—	—	90	°C/W

\*\* When mounted on 1" square PCB (FR-4 or G-10 Material).

For recommended footprint and soldering techniques refer to application note #AN-994.

# IRF7309



## Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	N-Ch 30	—	—	V	$V_{GS} = 0V, I_D = 250\mu\text{A}$
		P-Ch -30	—	—		$V_{GS} = 0V, I_D = -250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}/\Delta T_J}$	Breakdown Voltage Temp. Coefficient	N-Ch —	0.032	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D = 1\text{mA}$
		P-Ch —	0.037	—		Reference to $25^\circ\text{C}, I_D = -1\text{mA}$
$R_{DS(\text{ON})}$	Static Drain-to-Source On-Resistance	N-Ch —	—	0.050	$\Omega$	$V_{GS} = 10V, I_D = 2.4\text{A}$ ③
		—	—	0.080		$V_{GS} = 4.5V, I_D = 2.0\text{A}$ ③
		P-Ch —	—	0.10		$V_{GS} = -10V, I_D = -1.8\text{A}$ ③
		—	—	0.16		$V_{GS} = -4.5V, I_D = -1.5\text{A}$ ③
$V_{GS(\text{th})}$	Gate Threshold Voltage	N-Ch 1.0	—	—	V	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$
		P-Ch -1.0	—	—		$V_{DS} = V_{GS}, I_D = -250\mu\text{A}$
$g_{fs}$	Forward Transconductance	N-Ch 5.2	—	—	S	$V_{DS} = 15V, I_D = 2.4\text{A}$ ③
		P-Ch 2.5	—	—		$V_{DS} = -24V, I_D = -1.8\text{A}$ ③
$I_{bss}$	Drain-to-Source Leakage Current	N-Ch —	—	1.0	$\mu\text{A}$	$V_{DS} = 24V, V_{GS} = 0V$
		P-Ch —	—	-1.0		$V_{DS} = -24V, V_{GS} = 0V$
		N-Ch —	—	25		$V_{DS} = 24V, V_{GS} = 0V, T_J = 125^\circ\text{C}$
		P-Ch —	—	-25		$V_{DS} = -24V, V_{GS} = 0V, T_J = 125^\circ\text{C}$
$I_{GSS}$	Gate-to-Source Forward Leakage	N-P —	—	$\pm 100$		$V_{GS} = \pm 20V$
$Q_g$	Total Gate Charge	N-Ch —	—	25	$n\text{C}$	N-Channel $I_D = 2.6\text{A}, V_{DS} = 16V, V_{GS} = 4.5V$ ③
		P-Ch —	—	25		P-Channel $I_D = -2.2\text{A}, V_{DS} = -16V, V_{GS} = -4.5V$
$Q_{gs}$	Gate-to-Source Charge	N-Ch —	—	2.9		
$Q_{gd}$	Gate-to-Drain ("Miller") Charge	N-Ch —	—	2.9		
		P-Ch —	—	9.0		
$t_{d(on)}$	Turn-On Delay Time	N-Ch —	6.8	—	$\text{ns}$	N-Channel $V_{DD} = 10V, I_D = 2.6\text{A}, R_G = 6.0\Omega, R_D = 3.8\Omega$ ③
		P-Ch —	11	—		
$t_r$	Rise Time	N-Ch —	21	—		
		P-Ch —	17	—		
$t_{d(off)}$	Turn-Off Delay Time	N-Ch —	22	—		P-Channel $V_{DD} = -10V, I_D = -2.2\text{A}, R_G = 6.0\Omega, R_D = 4.5\Omega$
$t_f$	Fall Time	N-Ch —	7.7	—		
		P-Ch —	18	—		
$L_D$	Internal Drain Inductance	N-P —	4.0	—	$\text{nH}$	Between lead tip and center of die contact
$L_S$	Internal Source Inductance	N-P —	6.0	—		
$C_{iss}$	Input Capacitance	N-Ch —	520	—	$\text{pF}$	N-Channel $V_{GS} = 0V, V_{DS} = 15V, f = 1.0\text{MHz}$ ③
		P-Ch —	440	—		
$C_{oss}$	Output Capacitance	N-Ch —	180	—		P-Channel $V_{GS} = 0V, V_{DS} = -15V, f = 1.0\text{MHz}$ ③
$C_{rss}$	Reverse Transfer Capacitance	N-Ch —	72	—		
		P-Ch —	93	—		

## Source-Drain Ratings and Characteristics


	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_S$	Continuous Source Current (Body Diode)	N-Ch —	—	1.8	$\text{A}$	
		P-Ch —	—	-1.8		
$I_{SM}$	Pulsed Source Current (Body Diode) ①	N-Ch —	—	16		$T_J = 25^\circ\text{C}, I_S = 1.8\text{A}, V_{GS} = 0V$ ③
		P-Ch —	—	-12		$T_J = 25^\circ\text{C}, I_S = -1.8\text{A}, V_{GS} = 0V$ ③
$V_{SD}$	Diode Forward Voltage	N-Ch —	—	1.0	$\text{V}$	
		P-Ch —	—	-1.0		
$t_{rr}$	Reverse Recovery Time	N-Ch —	47	71	$\text{ns}$	N-Channel $T_J = 25^\circ\text{C}, I_F = 2.6\text{A}, di/dt = 100\text{A}/\mu\text{s}$ ③
		P-Ch —	53	80		P-Channel $T_J = 25^\circ\text{C}, I_F = -2.2\text{A}, di/dt = 100\text{A}/\mu\text{s}$ ③
$Q_{rr}$	Reverse Recovery Charge	N-Ch —	56	84	$\text{nC}$	
		P-Ch —	66	99		
$t_{on}$	Forward Turn-On Time	N-P	Intrinsic turn-on time is negligible (turn-on is dominated by $I_S + L_D$ )			

① Repetitive rating; pulse width limited by max. junction temperature. ( See fig. 23 )


② N-Channel  $I_{SD} \leq 2.4\text{A}$ ,  $di/dt \leq 73\text{A}/\mu\text{s}$ ,  $V_{DD} \leq V_{(\text{BR})\text{DSS}}$ ,  $T_J \leq 150^\circ\text{C}$   
P-Channel  $I_{SD} \leq -1.8\text{A}$ ,  $di/dt \leq 90\text{A}/\mu\text{s}$ ,  $V_{DD} \leq V_{(\text{BR})\text{DSS}}$ ,  $T_J \leq 150^\circ\text{C}$

③ Pulse width  $\leq 300\mu\text{s}$ ; duty cycle  $\leq 2\%$ .


## N-Channel




**Fig 1.** Typical Output Characteristics,  
 $T_J = 25^\circ\text{C}$



**Fig 2.** Typical Output Characteristics,  
 $T_J = 150^\circ\text{C}$



**Fig 3.** Typical Transfer Characteristics




**Fig 4.** Normalized On-Resistance  
Vs. Temperature


# IRF7309




## N-Channel




**Fig 5.** Typical Capacitance Vs. Drain-to-Source Voltage



**Fig 6.** Typical Gate Charge Vs. Gate-to-Source Voltage



**Fig 7.** Typical Source-Drain Diode Forward Voltage




**Fig 8.** Maximum Safe Operating Area




# IRF7309


## N-Channel




**Fig 9.** Max. Drain Current Vs. Ambient Temp.




**Fig 10a.** Switching Time Test Circuit



**Fig 10b.** Switching Time Waveforms




**Fig 11a.** Gate Charge Test Circuit




**Fig 11b.** Basic Gate Charge Waveform

## P-Channel



**Fig 12.** Typical Output Characteristics,  $T_J = 25^\circ C$



**Fig 13.** Typical Output Characteristics,  $T_J = 150^\circ C$

# IRF7309



## P-Channel




Fig 14. Typical Transfer Characteristics




Fig 15. Normalized On-Resistance Vs. Temperature




Fig 16. Typical Capacitance Vs. Drain-to-Source Voltage






Fig 17. Typical Gate Charge Vs. Gate-to-Source Voltage


## P-Channel




**Fig 18.** Typical Source-Drain Diode Forward Voltage




**Fig 19.** Maximum Safe Operating Area



**Fig 20.** Max.Drain Current Vs. Ambient Temp.



**Fig 21a.** Switching Time Test Circuit



**Fig 21b.** Switching Time Waveforms

# IRF7309



## P-Channel




Fig 22b. Gate Charge Test Circuit




Fig 22b. Basic Gate Charge Waveform

## N- and P-Channel




Fig 23. Maximum Effective Transient Thermal Impedance, Junction-to-Ambient

Refer to the Appendix Section for the following:

**Appendix A:** Figure 24, Peak Diode Recovery  $dv/dt$  Test Circuit — See page 329.

**Appendix B:** Package Outline Mechanical Drawing — See page 332.

**Appendix C:** Part Marking Information — See page 332.

**Appendix D:** Tape and Reel Information — See page 336.